Commit Graph

7310 Commits

Author SHA1 Message Date
Rose Thompson
fa6e53d8cf Fixed all the bugs associated with the signature and the store side of misaligned access. Load misaligned is still causing some issues. 2023-11-10 17:58:42 -06:00
Rose Thompson
2491ef0e23 Fixed some more bugs in the Zicclsm signature. 2023-11-10 17:36:10 -06:00
Rose Thompson
3245e2a99e Fixed bug in the Zicclsm test. 2023-11-10 17:34:23 -06:00
Rose Thompson
bd9a750583 Fixed spill bugs in the aligner. 2023-11-10 17:18:45 -06:00
Rose Thompson
b555620ac8 Fixed bug in the misaligned access test. 2023-11-10 17:02:15 -06:00
Rose Thompson
4b24878053 Merge branch 'main' into Zicclsm 2023-11-10 16:15:32 -06:00
Rose Thompson
329f4456b0 Missed tests.vh. 2023-11-10 16:10:10 -06:00
Rose Thompson
89bf1a5cf9 Fixed bug which broke the non Zicclsm configs. 2023-11-10 16:08:04 -06:00
Rose Thompson
5026772301
Merge pull request #463 from davidharrishmc/dev
Dev
2023-11-10 08:48:07 -08:00
David Harris
68115c6d6b Imperas commenting 2023-11-10 08:26:32 -08:00
David Harris
ae769e90aa Add Svadu support and SPI to imperas configuration 2023-11-10 06:27:25 -08:00
David Harris
5dbe869339
Merge pull request #460 from naichewa/main
removed vestigial logic, added comments, deleted unused signals
2023-11-10 05:18:57 -08:00
naichewa
fd06472de8 Cleanup 2023-11-09 16:52:55 -08:00
naichewa
2b4cf01a21 Remove old 2/4 bit logic, add comments,
clean up unused signals
2023-11-09 16:48:11 -08:00
David Harris
1876d5bebf Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-11-09 10:33:25 -08:00
Rose Thompson
89a303fbef
Merge pull request #458 from stineje/main
fix to setup.csh and also ppaSynth.py
2023-11-09 10:20:05 -08:00
David Harris
d1e73ee9c2 Reporting stall path in synthesis script, support Zcb in Imperas 2023-11-09 06:59:29 -08:00
James E. Stine
29d6fe8fea update README on ppa 2023-11-09 01:00:33 -06:00
James E. Stine
20e1e12234 update ppaSynth.py with runCommand 2023-11-09 00:52:40 -06:00
James E. Stine
5361766045 Add encoding for utf-8 on wrapperGen.py to avoid issue with incorrect encoding on RHEL C-shell 2023-11-08 23:57:59 -06:00
David Harris
917af1e988 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-11-08 16:06:50 -08:00
David Harris
01d24b3505
Merge pull request #459 from naichewa/main
hardware interlock and hold mode fixes
2023-11-08 16:06:39 -08:00
naichewa
997318d7f9 updated to-do comments 2023-11-08 15:28:51 -08:00
naichewa
7d88050ecd fix hardware interlock, hold mode deassert 2023-11-08 15:20:51 -08:00
James E. Stine
30c230ba95 Update to ppaSynth and ppaAnalyze - still have to push in mod for ppaAnalyze to plot more refined plots as well as some other plots - I have a fix working - just need to push in which will do later today 2023-11-08 14:00:36 -06:00
James E. Stine
825386241a add typo on setting WALLY for C-shell that caused some incompatability issues 2023-11-08 13:59:04 -06:00
Rose Thompson
34d521a9ba
Merge pull request #455 from davidharrishmc/dev
Bit manipulation imperas config, fsqrt code changes to match chapter
2023-11-08 08:27:15 -08:00
David Harris
e7bb50c81e Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-11-08 02:55:00 -08:00
David Harris
f3e9c32fb4
Merge pull request #456 from naichewa/main
fifo fixes and edge case testing
2023-11-08 02:54:06 -08:00
naichewa
fbeaad4150 fifo fixes and edge case testing 2023-11-07 17:59:46 -08:00
David Harris
1bac0de954 Reparitioned sign logic in fdivsqrt to match paper 2023-11-06 14:11:42 -08:00
David Harris
fac0c1b125 Fixed bit manpulation on imperas config 2023-11-06 14:11:01 -08:00
Rose Thompson
b0652db5d4
Merge pull request #453 from davidharrishmc/dev
Fixed regression error of watchdog timeout when PCM is optimized out of the IFU
2023-11-05 15:53:57 -08:00
David Harris
dd3f05b86e Shortened path to PCSrcE in logger to avoid problematic hierarchical reference 2023-11-05 07:06:53 -08:00
David Harris
2688a34370 Fixed Svnapot_page_mask for imperas.ic 2023-11-05 06:51:01 -08:00
David Harris
2c38692a03 Testbench fixes to add SPI and make string pp static in testbench.fp to solve compiler issue 2023-11-04 20:36:05 -07:00
David Harris
3f4bf4a010 Verilator improvements 2023-11-04 03:21:07 -07:00
David Harris
45e5e694ec Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2023-11-03 16:04:10 -07:00
David Harris
4ff4e66c0c
Merge pull request #454 from naichewa/spi
add SPI to cvw/main
2023-11-03 16:02:57 -07:00
naichewa
96c0b04238 merge main, pull /A/ tests 2023-11-03 13:16:19 -07:00
naichewa
75658d5f8b Merge branch 'main' into spi 2023-11-03 13:15:15 -07:00
David Harris
5e84d5e613 set default USE_SRAM=0 in memories; cleaned up synthesis script grep for cvw_t 2023-11-03 06:37:05 -07:00
David Harris
31adea3db0 Modified rams to take USE_SRAM rather than P to facilitate synthesis 2023-11-03 05:44:13 -07:00
David Harris
0b35c2ea56 Updated testbenches to capture InstrM because it may be optimized out of IFU 2023-11-03 05:24:15 -07:00
David Harris
9b7f385c50 Temporary fix of InstrM to prevent testbench hanging 2023-11-03 04:59:44 -07:00
David Harris
409ecc53bd Fixed regression error of watchdog timeout when PCM is optimized out of the IFU 2023-11-03 04:38:27 -07:00
naichewa
6a148349de added test cases 2023-11-02 15:43:08 -07:00
naichewa
08cf75783e added test cases 2023-11-02 15:42:28 -07:00
Rose Thompson
3e5aa77b5d Merge branch 'main' into Zicclsm 2023-11-02 12:55:51 -05:00
Rose Thompson
7dafff27a5 Enabled Zicclsm in rv64gc. 2023-11-02 12:47:40 -05:00