David Harris
|
77b45f2d75
|
Fix creating cvw-arch-verif work directory
|
2024-08-08 05:25:28 -07:00 |
|
Rose Thompson
|
27f89fcdbd
|
Updated verilog-ethernet to remove all verilator warnings or at least suppress them.
|
2024-07-24 10:13:03 -05:00 |
|
Rose Thompson
|
121342f4cc
|
Updated the verilog-ethernet repo to remove most of the warnings. Updated the fpga constraints so the ILA is more useful when using RVVI.
|
2024-07-22 16:12:06 -05:00 |
|
Rose Thompson
|
7223b15134
|
Merge branch 'rvvi'
|
2024-07-22 12:01:01 -05:00 |
|
Rose Thompson
|
0d40b8c933
|
Cleanup in prep to merge the rvvi branch into main.
|
2024-07-19 15:48:20 -05:00 |
|
Rose Thompson
|
ce2cc48642
|
Updated verilog-ethernet to be compatible with wally.
|
2024-07-19 13:36:26 -05:00 |
|
Rose Thompson
|
9c1779a2d5
|
Added some documenation about sparse-checkout for verilog-ethernet submodule.
|
2024-07-19 13:11:48 -05:00 |
|
Rose Thompson
|
79d0cb96c2
|
Added verilog-ethernet as a submodule. Hoping we can make use of sparse-checkout as there are so many files in this repo.
|
2024-07-18 18:22:26 -05:00 |
|
Jordan Carlin
|
569ccfd829
|
Update riscv-arch-test submodule
|
2024-06-18 23:34:02 -07:00 |
|
Jordan Carlin
|
f410bbb79e
|
Use Zfa tests from riscv-arch-test instead of wally-riscv-arch-test
|
2024-05-21 00:04:27 -07:00 |
|
Quswar Abid
|
f999ccadf4
|
/cad/mentor/questa_sim-2023.4/questasim is fixed, relative paths to design and testbench files are fixed, and RISCV-DV submodule is updated back to the latest commit on master branch
|
2024-04-26 15:55:39 -07:00 |
|
David Harris
|
3950588b8c
|
Brought subrepos up to date
|
2024-04-24 07:36:42 -07:00 |
|
Quswar Abid
|
6f16b7e0c9
|
updated the submodules -> riscv-arch-tests and riscv-dv
|
2024-04-17 10:25:36 -07:00 |
|
David Harris
|
fec160d6f9
|
Updated coremark to use wsim
|
2024-04-06 21:38:44 -07:00 |
|
Rose Thompson
|
6110799a1e
|
Updated the wally rv32 priv tests to not use sail.
|
2024-02-16 11:39:06 -06:00 |
|
David Harris
|
430d495ce5
|
Updated to latest riscv-arch-test
|
2023-12-31 10:04:20 -08:00 |
|
Rose Thompson
|
e38b43ae73
|
Replaced the git@github with hptts:github submodule for ahbsdc which I hope will fix Lee's clone issue
|
2023-12-11 14:12:38 -06:00 |
|
David Harris
|
d8186b9f58
|
Swap in branch predictor simulator handling compressed instruction offsets
|
2023-11-21 16:42:41 -08:00 |
|
David Harris
|
93a0db1fca
|
swapped branch predictor simulator
|
2023-11-21 15:02:09 -08:00 |
|
David Harris
|
2b2016271a
|
repo cleanup and start to add CMO tests
|
2023-11-20 23:41:36 -08:00 |
|
David Harris
|
8cb433cb66
|
Commented IROM preloading
|
2023-11-19 19:33:57 -08:00 |
|
Jacob Pease
|
a1e7158bd9
|
Merge branch 'main' of github.com:openhwgroup/cvw
|
2023-11-18 19:20:48 -06:00 |
|
Jacob Pease
|
38cf7f0fb7
|
ahbsdc submodule actually added this time.
|
2023-11-16 17:46:48 -06:00 |
|
Jacob Pease
|
9df87872ef
|
Deleted vivado-risc-v directory and added ahbsdc.
|
2023-11-16 15:13:12 -06:00 |
|
David Harris
|
7b2bb86ced
|
changed to head of riscv-arch-test
|
2023-11-15 09:48:13 -08:00 |
|
David Harris
|
90cf128349
|
Added back riscv-arch-test fresh
|
2023-11-15 05:48:33 -08:00 |
|
David Harris
|
18c29dd7d0
|
Removed riscv-arch-test submodule that appears corrupted
|
2023-11-15 05:46:38 -08:00 |
|
David Harris
|
8ba0336c6f
|
Removed unused addins, cleaned up configuration to support half precision on RV64gc, gate unused hazard inputs to reduce critical path in rv32e
|
2023-11-14 11:01:58 -08:00 |
|
naichewa
|
75f1c07022
|
merge main, pull /A/ tests
|
2023-11-03 13:16:19 -07:00 |
|
Ross Thompson
|
b1f7a5768f
|
Removed all old references to the old flash card controller.
Added git submodule for the flash card in addins.
Replicated flash card top level for our changes into the fpga/src directory.
|
2023-07-24 15:45:57 -05:00 |
|
Ross Thompson
|
026570d3da
|
Added new submodule for digilent fpga boards.
|
2023-07-17 16:25:37 -05:00 |
|
Victor Clements
|
9461b9db7e
|
pulling in FreeRTOS/kernel Submodule
|
2023-06-13 10:41:18 -07:00 |
|
David Harris
|
98a44fd3bd
|
wally installation improvements: latest main branch of riscv-arch-test, updated install script
|
2023-05-10 08:23:55 -07:00 |
|
Ross Thompson
|
f067935eed
|
Added Yujun Lin's branch predictor simulator. This is a C baseline module for common branch predictor algorithms.
|
2023-03-07 10:49:59 -06:00 |
|
David Harris
|
906e74dac2
|
Pulled to latest commit of riscv-arch-test
|
2023-02-28 15:03:59 -08:00 |
|
James Stine
|
8b4c3920db
|
Update Appendix D + wrapped memories
|
2023-01-28 19:46:43 -06:00 |
|
David Harris
|
5df4679bcb
|
Removed old link to imperas-riscv-tests
|
2023-01-26 14:53:25 -08:00 |
|
James Stine
|
a5d402c6ce
|
This adds the Dockerfile for those who might be interested in building a docker container for Wally
|
2023-01-23 17:29:58 -06:00 |
|
David Harris
|
1ec62606f9
|
sram1p1rw cleanup
|
2022-12-20 02:57:51 -08:00 |
|
Ross Thompson
|
fc05e27416
|
Updated riscv arch test removed misaligned1.
|
2022-12-04 00:18:10 +00:00 |
|
David Harris
|
f326b18af6
|
embench cleaned up
|
2022-09-08 11:38:01 -07:00 |
|
Katherine Parry
|
655e2d3810
|
merged radix-2 sqrt into divider - doesnt work yet
|
2022-07-23 00:41:18 +00:00 |
|
slmnemo
|
df568fd202
|
Added PLIC and UART tests and new functions to the test library
|
2022-07-22 07:10:39 -07:00 |
|
Daniel Torres
|
c29a60c198
|
changed gitignore, updated version of arch tests on main build
|
2022-07-21 21:10:15 -07:00 |
|
Katherine Parry
|
fbe8bb2298
|
radix-4 division integrated into srt - not tested
|
2022-07-21 19:38:06 +00:00 |
|
Daniel Torres
|
e46e96e080
|
changed the default branch of embench
|
2022-07-21 10:14:05 -07:00 |
|
David Harris
|
e22d6a2f9a
|
Removed Sky130 libraries
|
2022-07-06 13:50:11 +00:00 |
|
Katherine Parry
|
03d823f5d7
|
added fld in rv32 - needs testing
|
2022-06-20 22:53:13 +00:00 |
|
Madeleine Masser-Frye
|
59a514ae81
|
remove run deletion with wally synthesis
|
2022-06-17 19:45:38 +00:00 |
|
DTowersM
|
7c0f4dd954
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main
|
2022-06-13 23:34:35 +00:00 |
|