Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 13:04:28 +00:00
Code Issues Packages Projects Releases Wiki Activity
10,265 Commits 4 Branches 2 Tags 52 MiB
db3a7d5bbd
Commit Graph

77 Commits

Author SHA1 Message Date
Jordan Carlin
553bc0a72d
Fix imperas.ic path in wsim 2024-11-05 21:08:44 -08:00
slmnemo
4e2b3cdbec Removed symlinks for non-buildroot derivative configs 2024-11-04 19:34:16 -08:00
slmnemo
d55a16b678 Added derivative configs to imperas.ic searches 2024-11-03 19:50:59 -08:00
slmnemo
226170a76f Added symlink so Imperas.dv can load buildroot in lockstep and a corresponding waiver for buildroot in lockstep in wsim 2024-11-03 14:00:17 -08:00
Jordan Carlin
7993a87733
Add comment for MTI_VCO_MODE 2024-10-29 12:08:48 -07:00
Jordan Carlin
b8c09f9649
Set MTI_VCO_MODE for all Questa runs 2024-10-29 12:04:20 -07:00
Huda-10xe
7bed187e8d Combinin fcov and fcovpriv 2024-10-16 09:44:34 -07:00
Huda-10xe
a9e41c1a7c Improving the priv func cov flow to run with --fcovpriv flag 2024-10-16 07:14:11 -07:00
David Harris
3fdc0e34ce Don't allow testbench_fp to run under VCS or Verilator because it is defective on those 2024-10-10 10:49:59 -07:00
David Harris
7f0c2662b3
Merge pull request #966 from ross144/main 
Updates wsim to fail with invalid --lockstep parameters
 2024-09-26 08:48:42 -07:00
Rose Thompson
d9719ac9a0 Updated wsim to not run with invalid --lockstep options. 2024-09-26 10:24:06 -05:00
David Harris
4528a5cebc Issue 963: VCS rv32gc lockstep simulation 2024-09-26 08:08:59 -07:00
Jordan Carlin
ae593ed81d
Merge branch 'main' of https://github.com/openhwgroup/cvw into imperas_verbose 2024-09-10 16:10:05 -07:00
David Harris
6e0b0487dd Recreated coverage changes 2024-09-05 16:32:45 -07:00
Jordan Carlin
9e98c834f1
Add lockstepverbose flag 2024-08-30 12:32:41 -07:00
Jordan Carlin
80750f2308
Merge branch 'main' of https://github.com/openhwgroup/cvw into script_updates 2024-08-29 15:55:54 -07:00
Rose Thompson
e07f303353 Have basic rv32gc functional coverage running with open source riscvISACOV. 2024-08-29 15:29:04 -07:00
Rose Thompson
a1c6bc854e Fixed a subtle questa sim bug with imperasDV. On some linux systems 
vsim will default to 32-bit mode rather than 64-bit, but the ImperasDV
libraries are 64-bit.  vsim must run in 64-bit mode.
 2024-08-29 14:00:52 -07:00
David Harris
26f3c2a607 Added lockstep support for RV32. Not all wally privileged tests pass yet 2024-08-29 10:44:37 -07:00
David Harris
9df38e14b2 Added temporary --fcov2 option to start adopting open-source riscvISACOV 2024-08-27 08:40:44 -07:00
Jordan Carlin
3edbdf8e86
Fix VCS testbench argument 2024-08-11 17:15:26 -07:00
Jordan Carlin
cfa3422d61
Fix typo in wsim 2024-08-11 14:20:55 -07:00
Jordan Carlin
d3c759518d
Merge branch 'main' of https://github.com/openhwgroup/cvw into script_updates 2024-08-11 13:18:24 -07:00
Jordan Carlin
78bd6822c6
Add --params argument to wsim and use for overriding top-level params 2024-08-11 13:08:16 -07:00
Jordan Carlin
c19916a1d0
Allow Verilator to pass extra args at compile time (like -G...) 2024-08-10 12:18:54 -07:00
David Harris
e18d6b2744 Fixed lockstep simulation of directory of ELF files 2024-08-09 06:18:38 -07:00
Jordan Carlin
76eef03fe4
Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-08-07 20:22:55 -07:00
Huda-10xe
0303314f4e Adding RVVI Functional Coverage Support 2024-08-07 14:31:16 +05:00
Jordan Carlin
42a9bbf28d
Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-07-25 21:21:57 -07:00
Rose Thompson
b1a711ae0f Converted fpga's rvvi from a config option to a testbench/fpga top level parameter and is envoked by passing --rvvi to wsim. 2024-07-24 12:47:50 -05:00
Jordan Carlin
8853fd52bc
Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-07-18 21:36:00 -07:00
David Harris
4d36072f09 Converted regression-wally to use argparse 2024-07-17 06:04:21 -07:00
David Harris
25f271064f Fixed slli.uw bug reported by Lee Moore 16 July 2024 2024-07-16 09:28:05 -07:00
David Harris
ac05fa5553 Attempt at functional coverage; breaks code and functional coverage 2024-07-15 14:20:48 -07:00
David Harris
467436e30c Renamed --coverage to --ccov and moved UCDB files to questa/ucdb 2024-07-15 05:32:16 -07:00
David Harris
affe15191e Fixed wsim running iterelf tests/coverage 2024-07-15 03:44:14 -07:00
David Harris
1b5e63ebe2 Fixed elf handling 2024-07-14 09:49:15 -07:00
David Harris
904a081218 allow wsim to take .elf in testsuite argument; print error if ELF not found 2024-07-13 21:59:26 -07:00
Jordan Carlin
09a061b580
Merge remote-tracking branch 'upstream/main' into installation 
Fix derivgen.pl shebang conflict
 2024-07-08 06:46:41 -07:00
David Harris
604f9d3a45 Fixed imperas.ic prefix for vcs 2024-07-04 12:31:00 -07:00
Jordan Carlin
0459c68615
Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-07-03 23:44:25 -07:00
Jordan Carlin
7419689359
Update python shebangs to use /usr/bin/env python3 so virtual environment can be used (also aids in general portability) 2024-07-03 20:42:55 -07:00
David Harris
4528b4ee2a Fix wsim to use absolute path for ELF 2024-07-03 15:10:02 -07:00
David Harris
f7797d6092 First version of iterelf running; removed directory support from wsim 2024-07-03 14:54:46 -07:00
David Harris
af4403342f renamed run_vcs.py to run_vcs, added instr/data in ebu 2024-07-03 08:02:38 -07:00
David Harris
aff0ad9c02 Progress on VCS; run_vcs rewritten in Python to ease passing parameters 2024-07-02 14:23:34 -07:00
David Harris
4a3532bf5a VCS lockstep progress 2024-06-28 07:19:03 -07:00
David Harris
31b54fb247 Progress on VCS lockstep 2024-06-27 11:16:17 -07:00
Rose Thompson
2382677f8f Got the directory mode wsim working! 2024-06-01 10:56:37 -05:00
Rose Thompson
a78093274c Simplified wsim so it automatically figures out if the second parameter is a testsuite or an elf file. 2024-06-01 09:56:50 -05:00