David Harris
|
7215f48dda
|
coverage improvements: fixing problems running ImperasDV on coverage tests
|
2024-01-23 22:21:01 -08:00 |
|
Rose Thompson
|
117ff1828a
|
Merge pull request #590 from openhwgroup/revert-589-shiftcorrectiondebug
Revert "more shiftcorrection bug fixes"
|
2024-01-23 16:05:30 -06:00 |
|
Rose Thompson
|
24aab7aae4
|
Merge pull request #591 from davidharrishmc/dev
Coverage improvements
|
2024-01-23 16:05:16 -06:00 |
|
Rose Thompson
|
d5bbb5ea27
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-01-23 14:37:11 -06:00 |
|
David Harris
|
d5f497eec5
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-22 09:56:50 -08:00 |
|
David Harris
|
cb597d2c85
|
Merge pull request #592 from jordancarlin/main
Coverage improvements
|
2024-01-22 09:56:35 -08:00 |
|
Jordan Carlin
|
0c13e14bbf
|
coverage improvements for mret when mpp = 3; update imperas config
|
2024-01-22 09:52:58 -08:00 |
|
David Harris
|
4ffa5e7b0a
|
Coverage improvements
|
2024-01-22 09:49:24 -08:00 |
|
Jordan Carlin
|
4936496bb9
|
fix sfence.inval.ir and sret coverage from previous PR
|
2024-01-22 08:58:31 -08:00 |
|
David Harris
|
171430a695
|
FPU and PMP tests
|
2024-01-21 14:41:22 -08:00 |
|
David Harris
|
ff055c404c
|
fpu coverage improvements
|
2024-01-21 13:17:56 -08:00 |
|
David Harris
|
9d4a14b209
|
coverage improvements
|
2024-01-21 11:39:51 -08:00 |
|
David Harris
|
d801bf5d6c
|
Revert "more shiftcorrection bug fixes"
|
2024-01-21 10:41:14 -08:00 |
|
David Harris
|
9e6fa8076f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-21 10:15:38 -08:00 |
|
David Harris
|
788e3e16a1
|
Merge pull request #589 from kevindkim723/shiftcorrectiondebug
more shiftcorrection bug fixes
|
2024-01-21 10:15:15 -08:00 |
|
Kevin Kim
|
1459943a75
|
more shiftcorrection bug fixes
|
2024-01-21 10:08:48 -08:00 |
|
David Harris
|
69218b4b86
|
Coverage improvements
|
2024-01-21 10:03:07 -08:00 |
|
David Harris
|
1b5d254031
|
Merge pull request #588 from kevindkim723/shiftcorrectiondebug
CORRSHIFTSZ Signal Bug fix
|
2024-01-21 08:32:10 -08:00 |
|
Kevin Kim
|
991f1494d3
|
Merge branch 'openhwgroup:main' into shiftcorrectiondebug
|
2024-01-21 08:27:33 -08:00 |
|
Kevin Kim
|
3241802441
|
fixed bug in CORRSHIFTSZ param
|
2024-01-21 08:25:17 -08:00 |
|
Rose Thompson
|
68105e522d
|
Merge pull request #584 from davidharrishmc/dev
Zfa partial support, coverage, etc.
|
2024-01-20 23:40:04 -06:00 |
|
David Harris
|
9260d3c424
|
Add Zfh support to imperas.ic, use Zicond in riscof now that it is fixed in riscv-arch-test
|
2024-01-18 22:46:07 -08:00 |
|
David Harris
|
13de147c7e
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-18 22:12:07 -08:00 |
|
David Harris
|
77270bc63d
|
Merge pull request #583 from jordancarlin/main
Privilege coverage improvements
|
2024-01-18 22:11:29 -08:00 |
|
David Harris
|
9614913e8f
|
Changed CoreMark maiefile to rv64im
|
2024-01-18 22:10:20 -08:00 |
|
David Harris
|
17c9be7695
|
Cleanup typos, remove Zicond from riscof until it is working
|
2024-01-18 21:36:52 -08:00 |
|
David Harris
|
eb8ab3fae2
|
EBU coverage exclusion
|
2024-01-18 21:30:59 -08:00 |
|
David Harris
|
f06f681dbd
|
CoreMark displays StoreStalls
|
2024-01-18 21:30:39 -08:00 |
|
Jordan Carlin
|
82d9467eea
|
Add coverage of FIOM in different privelege modes
|
2024-01-18 19:29:16 -08:00 |
|
Jordan Carlin
|
12b2baff82
|
add coverage of sfence.inval.ir instruction and fix sret coverage
|
2024-01-18 17:33:59 -08:00 |
|
David Harris
|
911b400af2
|
Fault on misaligned AMO
|
2024-01-18 13:13:56 -08:00 |
|
Rose Thompson
|
4c2ba2b0b4
|
Added StoreStall back to csrc.
|
2024-01-18 14:43:34 -06:00 |
|
Rose Thompson
|
81d006536a
|
Lint passes with 32-bit no D$, but many regressions fail.
|
2024-01-18 09:48:44 -06:00 |
|
David Harris
|
d5e102d520
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-18 07:38:25 -08:00 |
|
David Harris
|
f986f53fc2
|
Merge pull request #580 from ross144/main
Fixes remaining issues with issue #405. Virtual memory now works without d$.
|
2024-01-18 07:37:57 -08:00 |
|
Rose Thompson
|
ff6bb3be0c
|
Fixed another bug with virtual memory and no caches.
|
2024-01-18 09:29:52 -06:00 |
|
Rose Thompson
|
e8474373e4
|
Fixed it so Virtual Memory work without a D$.
|
2024-01-18 09:18:17 -06:00 |
|
David Harris
|
b736d1971f
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-01-17 17:50:47 -08:00 |
|
David Harris
|
7069a90cb1
|
Merge pull request #579 from naichewa/main
fixed SPI tests failing when no I$ disabled
|
2024-01-17 17:50:43 -08:00 |
|
naichewa
|
8b60992e72
|
fixed SPI tests failing when no icache
|
2024-01-17 14:38:11 -08:00 |
|
David Harris
|
74b242ce5c
|
Partial implementation of fcvtmod.w.d; flags disagree in one case where Sail might be wrong, and result 134 is wrong because of overflow
|
2024-01-17 12:25:06 -08:00 |
|
Rose Thompson
|
2d3dc55986
|
Fixed bug. After I$ invalidated. If the pipelined wasn't stalled the I$ still output the old instruction on the next cycle. Now the I$ ensure that invalidation leads to the next cycle not hitting.
|
2024-01-17 12:19:10 -06:00 |
|
David Harris
|
4cfc86140c
|
Zfa fmvh complete and passing tests:
|
2024-01-17 06:18:00 -08:00 |
|
David Harris
|
07e7e02241
|
Coded Zfa fmvp but no tests exist
|
2024-01-16 21:26:42 -08:00 |
|
David Harris
|
8654375f26
|
Zfa fminm/fmaxm/fltq/fleq implemented and tested
|
2024-01-16 20:03:54 -08:00 |
|
David Harris
|
9d57002c07
|
Zfa fli support working for F and D (add fli.sv module)
|
2024-01-16 17:27:59 -08:00 |
|
David Harris
|
0588d611ea
|
Zfa fli support working for F and D
|
2024-01-16 17:27:40 -08:00 |
|
David Harris
|
29eba93bfa
|
Path to new Questa
|
2024-01-16 17:26:46 -08:00 |
|
Rose Thompson
|
ed0f0d924b
|
Merge pull request #577 from davidharrishmc/dev
Zfh fix and typo corrections
|
2024-01-16 14:23:23 -06:00 |
|
David Harris
|
60e09965d5
|
Enabled Zfh support in rv64gc
|
2024-01-16 11:14:43 -08:00 |
|