Ross Thompson
|
2fc8080102
|
Got the srams parameterized correctly now.
|
2023-06-15 13:42:24 -05:00 |
|
David Harris
|
e0b6a2d693
|
Fixed UART merge conflict
|
2023-06-15 11:36:37 -07:00 |
|
David Harris
|
cdee4e9b91
|
Merge pull request #337 from harshinisrinath1001/main
Fixed the spacing of the uncore and wally modules
|
2023-06-15 11:33:29 -07:00 |
|
Ross Thompson
|
e431f90cf3
|
Found a whole bunch of files still using the old `define configurations.
|
2023-06-15 13:09:07 -05:00 |
|
Harshini Srinath
|
37c930bb27
|
Update wallypipelinedsoc.sv
Program clean up
|
2023-06-15 10:39:37 -07:00 |
|
Harshini Srinath
|
fd00067b7f
|
Update wallypipelinedcore.sv
Program clean up
|
2023-06-15 10:38:38 -07:00 |
|
Harshini Srinath
|
e3f8280ff9
|
Update cvw.sv
Program clean up
|
2023-06-15 10:29:33 -07:00 |
|
Harshini Srinath
|
e9cfbd95f4
|
Update uncore.sv
Program clean up
|
2023-06-15 10:23:47 -07:00 |
|
Harshini Srinath
|
5d8e120031
|
Update uart_apb.sv
Program clean up
|
2023-06-15 10:21:46 -07:00 |
|
Harshini Srinath
|
53ad51ae54
|
Update uartPC16550D.sv
Program clean up
|
2023-06-15 10:20:29 -07:00 |
|
Harshini Srinath
|
ae165b35f9
|
Update rom_ahb.sv
Program clean up
|
2023-06-15 10:13:15 -07:00 |
|
Harshini Srinath
|
97917c2a44
|
Update ram_ahb.sv
Program clean up
|
2023-06-15 10:10:38 -07:00 |
|
Harshini Srinath
|
a9495e8595
|
Update plic_apb.sv
Program clean up
|
2023-06-15 10:08:16 -07:00 |
|
Harshini Srinath
|
afa0bcdd16
|
Update gpio_apb.sv
Program clean up
|
2023-06-15 10:04:28 -07:00 |
|
Harshini Srinath
|
83acb77507
|
Update clint_apb.sv
Program clean up
|
2023-06-15 09:59:11 -07:00 |
|
David Harris
|
bcb9c242d4
|
Added BMU instructions to instruction name decoder
|
2023-06-15 09:26:09 -07:00 |
|
David Harris
|
302238c3aa
|
Fixed cvw path in lint-wally
|
2023-06-15 07:02:59 -07:00 |
|
David Harris
|
380c9e1dde
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2023-06-15 07:01:44 -07:00 |
|
David Harris
|
010ff382c2
|
Merge pull request #332 from harshinisrinath1001/main
Fixed spacing for generic, ieu, ifu, lsu, mdu, mmu, and privileged modules and deleted CodeAligner.py
|
2023-06-15 07:00:47 -07:00 |
|
Ross Thompson
|
d79c084a70
|
Significant refactoring of testbench.
|
2023-06-14 17:02:49 -05:00 |
|
Ross Thompson
|
7ac5239d6a
|
Removed old configs from function name module.
|
2023-06-14 16:35:55 -05:00 |
|
Ross Thompson
|
6bb5f32eb9
|
Improved simulation speed by gating bitmanip zbc's clmul's X and Y inputs with BSelect != 11. Reduced simulation time from 3m45s to 2m35s.
|
2023-06-14 15:28:58 -05:00 |
|
Ross Thompson
|
19b7819d53
|
Found and fixed the source of the new testbench slow down. I accidentally increased the size of the signature buffer by 10x.
|
2023-06-14 14:11:25 -05:00 |
|
Harshini Srinath
|
e0a30ecc22
|
Merge branch 'main' into main
|
2023-06-14 11:52:45 -07:00 |
|
Ross Thompson
|
7fb58f5cac
|
more testbench improvements.
|
2023-06-14 12:23:26 -05:00 |
|
Ross Thompson
|
8caa4dfcfb
|
Continued improvements to testbench.
|
2023-06-14 12:11:55 -05:00 |
|
Ross Thompson
|
005307fc16
|
Resolved the duplicated check signature issue.
|
2023-06-14 11:50:12 -05:00 |
|
David Harris
|
fe35f9ecdb
|
Moved cvw.sv to src root directory to avoid double-compiling and producing a warning. Adjusted to files to reflect this.
|
2023-06-14 09:44:52 -07:00 |
|
Ross Thompson
|
c91530aa17
|
Updates to wave file.
|
2023-06-14 10:49:09 -05:00 |
|
David Harris
|
59bf356064
|
Removed *** from UART code
|
2023-06-14 08:47:01 -07:00 |
|
David Harris
|
ea805d32ec
|
Removed QEMU from UART
|
2023-06-14 08:39:01 -07:00 |
|
Harshini Srinath
|
629ccb191f
|
Update csrs.sv
Program clean up
|
2023-06-13 22:16:43 -07:00 |
|
Harshini Srinath
|
49c84f888f
|
Update csrm.sv
Program clean up
|
2023-06-13 22:08:06 -07:00 |
|
Harshini Srinath
|
23eeda6370
|
Update csrc.sv
Program clean up
|
2023-06-13 21:59:02 -07:00 |
|
Harshini Srinath
|
aff15a0a46
|
Update csrc.sv
Program clean up
|
2023-06-13 21:54:47 -07:00 |
|
Harshini Srinath
|
fb019a736c
|
Update csr.sv
Program clean up
|
2023-06-13 21:12:49 -07:00 |
|
harshini
|
17724f7832
|
deleting CodeAligner file
|
2023-06-13 17:41:37 -07:00 |
|
Ross Thompson
|
5d0e86f650
|
Fixed another issue with the timing of memory resets in the new testbench.
|
2023-06-13 16:24:38 -05:00 |
|
Ross Thompson
|
ed7d785175
|
Now have most of the regression tests running again.
|
2023-06-13 15:09:40 -05:00 |
|
Ross Thompson
|
5b0467b287
|
Cleaned up testbench more.
|
2023-06-13 14:05:17 -05:00 |
|
Ross Thompson
|
7d53af9206
|
Compacted memory resets.
|
2023-06-13 13:57:58 -05:00 |
|
Ross Thompson
|
269d7b2430
|
More cleanup.
|
2023-06-13 13:54:07 -05:00 |
|
Ross Thompson
|
40f7031fe7
|
Fixed the multliple reads of the same preload memory file.
|
2023-06-13 13:52:02 -05:00 |
|
Ross Thompson
|
261b34af5d
|
The testbench now at least runs the arch64i in rv64gc config. Still has several issues
1. need to remove all dead code
2. seems to still be double reading memory files sometimes.
3. batch mode does not work.
|
2023-06-13 13:18:46 -05:00 |
|
Victor Clements
|
e3856708d0
|
pulling in FreeRTOS/kernel Submodule
|
2023-06-13 10:41:18 -07:00 |
|
David Harris
|
7eaa600f45
|
Merge pull request #330 from openhwgroup/revert-328-main
Revert "Update for new layout of ImperasDV files"
|
2023-06-13 04:18:57 -07:00 |
|
David Harris
|
b83d483c9d
|
Revert "Update for new layout of ImperasDV files"
|
2023-06-13 04:17:56 -07:00 |
|
David Harris
|
2792fcf71f
|
Merge pull request #328 from eroom1966/main
Update for new layout of ImperasDV files
|
2023-06-13 04:04:58 -07:00 |
|
Harshini Srinath
|
58c617c548
|
Update ahbapbbridge.sv
Program clean up
|
2023-06-12 20:49:46 -07:00 |
|
Harshini Srinath
|
475e11e03f
|
Update trap.sv
Program clean up
|
2023-06-12 20:31:44 -07:00 |
|