4771 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
David Harris	1039b13da6	Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally	2022-08-03 03:48:11 +00:00
David Harris	cab0349701	Started plic-s tests	2022-08-03 03:48:08 +00:00
Madeleine Masser-Frye	c866344fb6	Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally	2022-08-02 16:25:25 +00:00
David Harris	e70b28f7f6	FMA cleanup	2022-08-02 07:42:32 -07:00
David Harris	2b932c4b80	Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main	2022-08-02 07:34:12 -07:00
David Harris	887e4c73fb	Moved InvA to sign block; simplified fmaexpadd coding	2022-08-02 07:34:09 -07:00
Madeleine Masser-Frye	9963344330	changed synthesis to write modified config files in output directory	2022-08-02 12:19:14 +00:00
Madeleine Masser-Frye	a0b3367218	edited indentation	2022-08-02 10:23:04 +00:00
Ross Thompson	413a9bf58b	Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main	2022-08-01 22:09:11 -05:00
Ross Thompson	57fcf0ef79	Fixed fstore2 in cache?	2022-08-01 22:04:44 -05:00
David Harris	06c4f18cd1	merged lza back into main	2022-08-01 19:45:21 -07:00
David Harris	8147f75399	Fixed fmaadd to work with new LZA	2022-08-01 19:40:55 -07:00
Ross Thompson	797d9e3610	Replaced swbytemask with swbytemaskword (1 liner). Credit to David Harris.	2022-08-01 21:12:25 -05:00
Ross Thompson	3cd8404917	Replaced LOGWPL with LOGBWPL (Bus words per line) and LOGCWPL (cache words per line). Replaced with wordlen/8 bytemask.	2022-08-01 21:08:14 -05:00
Ross Thompson	3612db2d70	pulled swbbytemask out of subword write.	2022-08-01 20:48:45 -05:00
David Harris	7e4b04ff64	Parameterized fmalza	2022-08-01 16:18:02 -07:00
David Harris	94fa7a00e7	Completed LZA simplificaiton	2022-08-01 16:13:16 -07:00
David Harris	3b937b73fd	lza cleanup	2022-08-01 16:01:02 -07:00
David Harris	b614f165fb	Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main	2022-08-01 15:47:58 -07:00
David Harris	91597bba87	lza cleanup	2022-08-01 15:47:03 -07:00
David Harris	f56b26ec40	lza cleanup	2022-08-01 15:43:48 -07:00
David Harris	c3e9719c99	lza cleanup	2022-08-01 15:40:12 -07:00
David Harris	d6b5e7a6ef	lza cleanup	2022-08-01 15:37:09 -07:00
Katherine Parry	8ff3a693af	regression passes fpu tests	2022-08-01 19:56:25 +00:00
Katherine Parry	9c68f85822	Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally	2022-08-01 19:55:50 +00:00
David Harris	2869d67e50	more lza cleanup	2022-08-01 12:34:00 -07:00
David Harris	b34d2065c3	LZA cleanup	2022-08-01 12:30:42 -07:00
David Harris	99462049e7	LZA refactoring switched to Pp1, Gm1, Km1	2022-08-01 12:20:23 -07:00
David Harris	3c08aabcd3	LZA refactoring	2022-08-01 11:36:21 -07:00
Katherine Parry	eddf6e9ee1	Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally	2022-08-01 18:35:07 +00:00
David Harris	7f9b601467	fmalza edits to match textbook	2022-08-01 18:23:39 +00:00
David Harris	257107f908	Partitioned fma into separate files	2022-08-01 18:07:38 +00:00
Ross Thompson	1ee613ae6c	Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main	2022-07-31 12:48:51 -05:00
Katherine Parry	1bd6351e1f	re-added FStore2 in Cache	2022-07-29 22:54:49 +00:00
David Harris	93d7d7179e	Added parity and stop bit tests to UART	2022-07-28 04:35:51 +00:00
David Harris	429bdae1c4	Fixed UART reference output	2022-07-27 22:16:38 +00:00
David Harris	b08c87cb47	Finished UART test	2022-07-27 04:06:59 +00:00
David Harris	75a265159b	Increased timeout threshold to avoid timeout building riscof tests on slow machine	2022-07-27 04:05:21 +00:00
slmnemo	7348af7fd5	Updated reference file for UART test	2022-07-26 09:39:31 -07:00
slmnemo	a9d5805990	Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main	2022-07-26 09:15:20 -07:00
slmnemo	5218865a7f	Committing changes made to UART test	2022-07-26 09:14:40 -07:00
David Harris	9ecef0c4cd	fixed testbench merge comflict	2022-07-26 06:21:46 -07:00
David Harris	2d7f4b133c	More work toward riscof tests	2022-07-26 06:19:13 -07:00
David Harris	766252db1b	Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally	2022-07-25 23:29:08 +00:00
David Harris	5c54c5b521	Added rv32f tests to RV64gc	2022-07-25 23:29:05 +00:00
David Harris	c6a58eb5b6	Tests making successfully except for rv32gc_arch32f, which has FLEN=64 and tries using fld/fsd	2022-07-25 16:23:10 -07:00
David Harris	416f5edfe0	More riscof makefile tuning	2022-07-25 21:15:56 +00:00
David Harris	7f7b3359b0	Cleaning up Makefiles for riscof to run each set of tests individually and eliminate warnings	2022-07-25 20:50:38 +00:00
David Harris	62be9963d8	Fixed synthesis by removing wally-config.vh at level above hdl directory	2022-07-25 01:50:38 +00:00
Ross Thompson	40e7cda84a	Don't use this commit yet. Untested.	2022-07-24 15:40:52 -05:00