Commit Graph

498 Commits

Author SHA1 Message Date
Rose Thompson
ae8c2f26c6 Fixed wave file to add back the function name. 2024-08-21 10:51:32 -07:00
David Harris
f0f0e96eee Fixes mstatus.FS to also be set when a FP operation sets a floating-point flag even if it doesnt write a FP register 2024-08-13 07:34:58 -07:00
David Harris
ed8c9dbdea Fixed lockstep simulation of directory of ELF files 2024-08-09 06:18:38 -07:00
David Harris
77c2a86cef Merge pull request #869 from jordancarlin/installation
Installation and setup overhaul
2024-08-08 15:39:23 -07:00
David Harris
c5c49d3cc0 Fix creating cvw-arch-verif work directory 2024-08-08 05:25:28 -07:00
Jordan Carlin
357175f1c8 Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-08-07 20:22:55 -07:00
Huda-10xe
2405b6c1e2 Adding RVVI Functional Coverage Support 2024-08-07 14:31:16 +05:00
Jordan Carlin
2f1a101735 Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-07-25 21:21:57 -07:00
Jordan Carlin
790f566eaa Remove hardcoded /opt/riscv 2024-07-23 23:29:45 -07:00
Rose Thompson
c6c2240630 Merge branch 'main' of https://github.com/openhwgroup/cvw 2024-07-22 17:48:34 -05:00
Rose Thompson
02f108345a Merge branch 'rvvi' 2024-07-22 12:01:01 -05:00
David Harris
a9fd6e6cfb Added more RV64I coverage generation 2024-07-22 08:52:19 -07:00
David Harris
bf9442c5a5 Added QuestaFunctCoverage to merge functional coverage reports 2024-07-22 08:49:54 -07:00
David Harris
0781a32991 Removed more obsolete imperas scripts 2024-07-21 19:47:23 -07:00
David Harris
d6be3bdc4e Fixed makefile log typo 2024-07-21 19:47:00 -07:00
David Harris
e8caf1717d Removed outdated wally-imperas files 2024-07-21 19:45:22 -07:00
Rose Thompson
9471dcd296 Refactored the fpga and testbench so the RVVI can be synthesized cleanly and simulated without any major code changes.
Adds three new configuration parameters to control enabling the RVVI packetizer and how much latency should exist between packets and the initial startup delay.
2024-07-19 17:08:47 -05:00
Jordan Carlin
5661dc4a03 Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-07-18 21:36:00 -07:00
Rose Thompson
f84aa40b13 Fixed wally.do to correctly log functional coverage. 2024-07-16 15:52:52 -05:00
David Harris
fa75077d2f More attempts at functional coverage 2024-07-15 15:34:44 -07:00
David Harris
2c487935e6 Attempt at functional coverage; breaks code and functional coverage 2024-07-15 14:20:48 -07:00
David Harris
04cd2c8ea4 Renamed --coverage to --ccov and moved UCDB files to questa/ucdb 2024-07-15 05:32:16 -07:00
Jordan Carlin
2528830e98 Merge remote-tracking branch 'upstream/main' into installation
Fix derivgen.pl shebang conflict
2024-07-08 06:46:41 -07:00
David Harris
ced8038343 Defined memory to be inaccessible by default 2024-07-05 08:34:28 -07:00
David Harris
12717a65f2 Fixed location of imperas.ic with new misa_B_Zba_Zbb_Zbs 2024-07-04 12:29:59 -07:00
David Harris
775930ae4f Fixes to memfile generation for rv32. Updated new misa.B in imperas.ic, but need new version of ImperasDV to test 2024-07-04 07:36:56 -07:00
Jordan Carlin
8991931bef Update run_vcs shebang after merge 2024-07-03 23:47:26 -07:00
Jordan Carlin
838e44a53f Merge branch 'main' of https://github.com/openhwgroup/cvw into installation 2024-07-03 23:44:25 -07:00
Jordan Carlin
e5c82e7465 Additional shebang updates 2024-07-03 21:34:48 -07:00
Jordan Carlin
e6e070f4e4 Update python shebangs to use /usr/bin/env python3 so virtual environment can be used (also aids in general portability) 2024-07-03 20:42:55 -07:00
David Harris
af4403342f renamed run_vcs.py to run_vcs, added instr/data in ebu 2024-07-03 08:02:38 -07:00
David Harris
1b62d2116a VCS lockstep working 2024-07-02 18:05:13 -07:00
David Harris
aff0ad9c02 Progress on VCS; run_vcs rewritten in Python to ease passing parameters 2024-07-02 14:23:34 -07:00
David Harris
c972a914c8 Removed +plusarg_save because it doesn't silence VCS 2024-06-28 07:48:01 -07:00
David Harris
4a3532bf5a VCS lockstep progress 2024-06-28 07:19:03 -07:00
David Harris
6cf250821d Added VCS +plusarg_save to silence compiler 2024-06-28 06:53:44 -07:00
David Harris
e795143983 Turned off debug access to speed up VCS 2024-06-28 06:43:14 -07:00
David Harris
31b54fb247 Progress on VCS lockstep 2024-06-27 11:16:17 -07:00
Jordan Carlin
b76941d278
Use VCS built-in default macro instead of defining SIM_VCS 2024-06-21 15:17:59 -07:00
Rose Thompson
46ace521c6 Updated verilator makefile. 2024-06-19 16:25:31 -05:00
Ross Thompson
2d8973df1d Updated wavefile to use new names. 2024-06-19 13:57:28 -07:00
Ross Thompson
64712d2243 Updated wave to match changes in testbench. 2024-06-19 13:51:50 -07:00
Ross Thompson
ab1ee3d69b Removed *** from IFU, lrcs. 2024-06-19 09:40:35 -07:00
Jordan Carlin
00ccd80479
Update VCS RTL file exclusions with renamed ram 2024-06-18 22:47:00 -07:00
David Harris
bfd3c9fe86 Fixed gettenvval when variable is undefined per verilator Issue 5179 2024-06-14 07:09:53 -07:00
Ross Thompson
563980443a Merge branch 'main' into rvvi 2024-06-10 18:10:23 -07:00
Rose Thompson
a88d5f403b Functional coverage works with wally.do 2024-05-28 14:02:54 -05:00
Rose Thompson
0c5b70c40a It's a bit hacky. But I've got functional coverage working with our wally.do script and testbench.sv. 2024-05-28 13:54:48 -05:00
Rose Thompson
48fd365b9d Still don't understand why wally.do can't load testbench.sv with functional coverage. But wally-imperas-cov.do can load testbench.sv with functional coverage. 2024-05-28 13:00:17 -05:00
Rose Thompson
4a1e856b18 Almost working functional coverage in wally.do
riscvISACOV is now loading, but for some reason I still cannot get it to record anything.
Instead it is just logging the instructions.
2024-05-27 18:15:12 -05:00