David Harris
9d4a14b209
coverage improvements
2024-01-21 11:39:51 -08:00
David Harris
69218b4b86
Coverage improvements
2024-01-21 10:03:07 -08:00
David Harris
eb8ab3fae2
EBU coverage exclusion
2024-01-18 21:30:59 -08:00
David Harris
7fe62b0c19
Fixed outdated IMMU exclusions
2024-01-06 08:01:58 -08:00
David Harris
6bcd039ef1
DTIM exclusion in LSU; added atomic tests to coverage regression
2024-01-06 07:44:58 -08:00
David Harris
f4ee05e1ea
Coverage improvements
2024-01-01 08:31:09 -08:00
David Harris
c52aef86a6
Fixed coverage exclusions that no longer reference code properly
2023-12-31 20:35:08 -08:00
Jordan Carlin
2fa243c46e
fixed coverage exclusions in lsu and ifu
2023-12-29 11:18:23 -08:00
David Harris
fc1c4b710c
Exclusions for decoders with new parameterization
2023-05-30 01:04:39 -07:00
David Harris
3d3b3a7432
Fixed IROM coverage issues in IFU
2023-05-01 08:32:52 -07:00
David Harris
d5b718be38
IMMU exclude non word-sized accesses
2023-05-01 08:14:19 -07:00
David Harris
6253c042b2
Merged coverage exclusions for PMP
2023-04-28 08:04:25 -07:00
David Harris
194b848fbf
PMA Checker coverage
2023-04-28 07:53:59 -07:00
Liam
4d8eafd27d
Pmpadrdecs test cases changing AdrMode to 2 or 3
...
Setting AdrMode to 2 or 3 for pmpadrdecs[0-4] writing values to pmpcfg0 to change AdrMode to 2 or 3
Also exclusion for pmpadrdecs[0] coverage case for PAgePMPAdrIn being hardwired to 1 in pmpadrdec.sv
2023-04-27 12:23:35 -07:00
David Harris
ea3e3a1469
Merge pull request #283 from SydRiley/main
...
Resolving unpackinput coverage issue with BadNaNBox, and increasing ifu and lsu coverage% through exclusions
2023-04-26 15:40:01 -07:00
Sydeny
6415a5f0b2
For ifu and lsu exclusions added missing row numbers
2023-04-26 15:30:22 -07:00
Sydeny
f49acd1293
Exclusion in the ifu and lsu to increase coverage, added missing row numbers
2023-04-26 15:26:39 -07:00
Sydeny
1a04ffcca9
Excluding untoggled signals in ifu and lsu, ifu coverage from 83.68% to 84.06% and lsu from 93.45% to 93.58%
2023-04-26 14:37:55 -07:00
Sydeny
cda71bea3f
Merge branch 'main' of https://github.com/openhwgroup/cvw into main
2023-04-26 03:00:25 -07:00
Sydeny
e5b3172cc9
added comments to exclusions
2023-04-26 03:00:13 -07:00
Alec Vercruysse
5612f30029
Cacheway Exclude FlushStage=1 when SetValidWay=1
...
We determined that this case is not hit even for i$, so this
case is also excluded separately for i$. It could be a better
idea to remove the ~FlushStage check completely (if we're sure).
My reasoning for this one is written as a comment in the exclusion
script: since a pipeline stall is asserted by the cache in the fetch
stage (which happens before going into the WRITE_LINE state and
asserting SetValidWay), there seems to be no way to trigger
a FlushStage (FlushW for D$) while the stallM is active.
2023-04-25 20:30:46 -07:00
Alec Vercruysse
c19ed1990f
extend invalidatecache d$ exclusion to statement coverage
2023-04-25 17:00:13 -07:00
Diego Herrera Vicioso
d29dc30288
Excluded coverage for impossible cases in wficountreg and status.MPRV
2023-04-24 02:06:53 -07:00
David Harris
086556310c
Attempted to cause interrupt during fdivsqrt. Fixed enabling fpu in fpu.S. Fdivsqrt exclusions for coverage.
2023-04-22 12:22:45 -07:00
David Harris
3a8d2db194
Merge pull request #262 from SydRiley/main
...
removed comments for fixed bugs in fpu, increased coverage in fpu, ifu, and lsu: fpu from 93.51% to 93.62%, ifu from 78.56% to 78.75%, lsu from 88.96% to 88.98%
2023-04-19 14:49:50 -07:00
Sydeny
ec730a7230
clarifying comments in exclusions
2023-04-19 14:47:34 -07:00
Sydeny
a132ffa7f7
removed comments for fixed bugs in fpu, increased coverage: fpu from 93.51% to 93.62%, ifu from 78.56% to 78.75%, lsu from 88.96% to 88.98%
2023-04-19 13:30:12 -07:00
Alec Vercruysse
de93bd6937
D$ scope-specific coverage exclusions (I$ logic that never fires)
...
The InvalidateCache signal in the D$ is for I$ only, which
causes some coverage issues that need exclusion.
Another manual exclusion is due to the fact that D$ writeback, flush,
write_line, or flush_writeback states can't be cancelled by a flush,
so those transistions are excluded.
There is some other small stuff to review (logic simplification,
or an exclusion pragma if removing the redundent logic would
make it harder to understand the code, as is the case in the
FlushAdrCntEn assign statement, in my opinion).
2023-04-19 01:34:01 -07:00
Alec Vercruysse
9ef85c547b
fix unhit exclusion in fdivsqrtfsm
2023-04-19 01:34:01 -07:00
Sydeny
40853f4dc7
increasing lsu coverage by excluding the pmachecher/adrdecs/clintdec or uncoreram signal SizeValid becauseany size is valid so signal is always 1
2023-04-17 14:19:48 -07:00
David Harris
64fe318cb0
merged coverage exclusions
2023-04-17 10:17:48 -07:00
Ross Thompson
30e3d2cdce
Merge pull request #233 from AlecVercruysse/coverage3
...
Full I$ coverage
2023-04-14 22:15:11 -05:00
Alec Vercruysse
4d9aa72877
replace instances of code duplication for i$ exclusions w/commands
2023-04-14 17:10:39 -07:00
David Harris
48de682ea8
Merged coverage-exclusions
2023-04-13 18:15:23 -07:00
David Harris
21db7a0d68
fdivsqrtfsm coverage attempt to waive a state
2023-04-13 17:40:14 -07:00
Sydeny
2b8891cefd
Updating changes to fctrl.sv to reach 100% coverage. Excluding un-used sources of instructions for the ifu.
2023-04-13 16:27:53 -07:00
Alec Vercruysse
01f2417524
cachefsm exclude icache logic without code reuse
2023-04-12 15:57:45 -07:00
Alec Vercruysse
4cbb9bcec6
refactor cachefsm to get full coverage
...
I had to exclude i$ states in coverage-exclusions-rv64gc.do,
but it's referred to by scope, which should be pretty robust
2023-04-12 01:15:35 -07:00
David Harris
fd0c9e973d
Coverage improvements in ieu, hazard units
2023-03-31 08:33:46 -07:00
David Harris
b674ebf7f4
100% IEU coverage
2023-03-23 17:25:27 -07:00
David Harris
85fc86729b
Renamed coverage-exclusions-rv64gc
2023-03-19 10:26:09 -07:00
