Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
7b52ff9fcf
cvw/synthDC
History
Ross Thompson 02abb31f5a Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
2022-02-09 16:44:33 -06:00
..
hdl
scripts Commented quit. 2022-02-09 16:44:26 -06:00
.synopsys_dc.setup Added support for 90nm. 2022-02-09 16:06:27 -06:00
Makefile Added support for 90nm. 2022-02-09 16:06:27 -06:00
README.md Update on README.md for synthDC 2022-02-09 16:20:05 -06:00

README.md

Synthesis for RISC-V Microprocessor System-on-Chip Design

This subdirectory contains synthesis scripts for use with Synopsys (snps) Design Compiler (DC). Synthesis commands are found in scripts/synth.tcl.

Example Usage make synth DESIGN=wallypipelinedcore FREQ=300

Libraries in .synopsys_dc.setup file set s8lib $timing_lib/sky130_osu_sc_t12/12T_ms/lib