Configurable RISC-V Processor
Go to file
2022-01-12 09:04:41 +00:00
addins
benchmarks/riscv-coremark
bin
examples C sum example 2022-01-12 09:04:41 +00:00
fpga
pipelined
tests
.gitattributes
.gitignore
.gitmodules Added C test cases 2022-01-11 21:01:48 +00:00
LICENSE
Makefile
README.md
setup.sh
wallyVirtIO.patch

riscv-wally

Configurable RISC-V Processor

Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.

See Chapter 2 of draft book of how to install and compile tests.