This website requires JavaScript.
Explore
Help
Register
Sign In
Xavi
/
cvw
Watch
1
Star
0
Fork
0
You've already forked cvw
forked from
Github_Repos/cvw
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
4322694f7a
cvw
/
wally-pipelined
/
bin
History
Ross Thompson
4322694f7a
Switch to use RV64IC for the benchmarks.
...
Still not working correctly with the icache. instr addr correct got
2021-04-07 19:12:43 -05:00
..
exe2memfile0.pl
Switch to use RV64IC for the benchmarks.
2021-04-07 19:12:43 -05:00
exe2memfile.pl
Merge of main with the new icache and the branch predictor. I believe there is a bug in the icache with unaligned memory access. The second part of the access is incorrectly relying on the PCF being the address of the next two bytes of the instruction. However this is not always the case as the branch predictor can get the wrong target address. The icache needs to generate the +2 address internally.
2021-03-30 23:18:20 -05:00
extractFunctionRadix.sh
Added possibly working OSU test bench as a precursor to running a bp benchmark.
2021-03-17 11:06:32 -05:00
Home