Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
2684a81754
cvw/sim
History
Alec Vercruysse b52512b1ae D$ scope-specific coverage exclusions (I$ logic that never fires) 
The InvalidateCache signal in the D$ is for I$ only, which
causes some coverage issues that need exclusion.

Another manual exclusion is due to the fact that D$ writeback, flush,
write_line, or flush_writeback states can't be cancelled by a flush,
so those transistions are excluded.

There is some other small stuff to review (logic simplification,
or an exclusion pragma if removing the redundent logic would
make it harder to understand the code, as is the case in the
FlushAdrCntEn assign statement, in my opinion).
2023-04-19 01:34:01 -07:00
..
slack-notifier Renamed regression to sim 2023-02-02 14:48:23 -08:00
wave-dos Renamed regression to sim 2023-02-02 14:48:23 -08:00
bpred-sim.py Working batch mode branch prediction simulations. 2023-03-04 17:59:16 -06:00
buildrootBugFinder.py Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
coverage-exclusions-rv64gc.do D$ scope-specific coverage exclusions (I$ logic that never fires) 2023-04-19 01:34:01 -07:00
fpga-wave.do Renamed regression to sim 2023-02-02 14:48:23 -08:00
GetLineNum.do track GetLinenum.do (tcl procedure to find line numbers to exclude) 2023-04-12 15:58:38 -07:00
imperas.ic Turned on SVADU_SUPPORTED in rv32/64gc wally-config and in imperas.ic. ImperasDV is happy with these privileged tests now 2023-04-10 07:05:06 -07:00
lint-wally Renamed regression to sim 2023-02-02 14:48:23 -08:00
linux-wave.do Renamed regression to sim 2023-02-02 14:48:23 -08:00
make-tests.sh Renamed regression to sim 2023-02-02 14:48:23 -08:00
Makefile regression cleanup; unable to run buildroot coverage because of different config file 2023-03-31 09:59:38 -07:00
makefile-memfile Renamed regression to sim 2023-02-02 14:48:23 -08:00
regression-wally regression cleanup; unable to run buildroot coverage because of different config file 2023-03-31 09:59:38 -07:00
run-imperas-linux.sh Commented out setting RISCV in run-imperas-linux.sh 2023-03-27 06:34:45 -07:00
run-imperasdv-tests.bash Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
rv64gc_CacheSim.py Misc typo and indent fixing. 2023-04-13 16:54:15 -07:00
sim-buildroot Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
sim-buildroot-batch Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
sim-imperas Cleaned up branch predictor performance counters. 2023-03-01 17:05:42 -06:00
sim-testfloat Renamed regression to sim 2023-02-02 14:48:23 -08:00
sim-testfloat-batch Add feature in testfloat.do to elect wave or nowave 2023-04-11 22:35:04 -05:00
sim-wally Renamed wally-piplined.do to wally.do 2023-02-04 04:38:41 -08:00
sim-wally-batch fixed sim-wally-batch 2023-03-22 14:16:07 -07:00
test Renamed regression to sim 2023-02-02 14:48:23 -08:00
testfloat.do Modification to testfloat.do to accept argument for nowave or by default none 2023-04-12 14:49:40 -05:00
wally-batch.do regression cleanup; unable to run buildroot coverage because of different config file 2023-03-31 09:59:38 -07:00
wally-imperas-cov.do support linux 2023-03-22 17:10:32 +00:00
wally-imperas-no-idv.do support linux 2023-03-22 17:10:32 +00:00
wally-imperas.do support linux 2023-03-22 17:10:32 +00:00
wally-linux-imperas.do support linux 2023-03-22 17:10:32 +00:00
wally.do reset branch predictor after each test. 2023-02-19 23:48:37 -06:00
wave-all.do Renamed regression to sim 2023-02-02 14:48:23 -08:00
wave-fpu.do Renamed regression to sim 2023-02-02 14:48:23 -08:00
wave.do Updated testbench to record coremark performance counters. 2023-03-08 17:11:27 -06:00