Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
23e78c4842
cvw/wally-pipelined/config/fpga
History
Ross Thompson 23e78c4842 Fixed uart by reversing the bit order on transmit. 
Set prescale to 0.
2021-11-17 10:32:41 -06:00
..
BTBPredictor.txt Fpga simualtion files. 2021-10-11 10:24:40 -05:00
twoBitPredictor.txt Fpga simualtion files. 2021-10-11 10:24:40 -05:00
wally-config.vh Fixed uart by reversing the bit order on transmit. 2021-11-17 10:32:41 -06:00