This website requires JavaScript.
Explore
Help
Register
Sign In
Xavi
/
cvw
Watch
1
Star
0
Fork
0
You've already forked cvw
forked from
Github_Repos/cvw
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
0cc47f3daf
cvw
/
wally-pipelined
History
Ross Thompson
0cc47f3daf
Modified the preformance counter's InstRet to include ECALL and EBREAK by changing the hazard logic so these instructions don't self flush the W stage.
2021-08-23 15:46:17 -05:00
..
bin
Icache integrated!
2021-04-26 11:48:58 -05:00
config
move some FPU select muxs to execute stage
2021-08-13 14:41:22 -04:00
fpu-testfloat/FMA
/tbgen
move some FPU select muxs to execute stage
2021-08-13 14:41:22 -04:00
linux-testgen
Renamed output of qemu trace.
2021-08-22 22:56:34 -05:00
misc
Clean up MMU code
2021-05-14 07:12:32 -04:00
ppa
Config file for ppa experiments
2021-03-25 10:23:21 -05:00
regression
Fixed bug with coremark do file. When I moved the testbench to have a common set of files i forgot to remove the old path reference to function_radix.sv in wally-coremark_bare.do.
2021-08-19 10:33:11 -05:00
src
Modified the preformance counter's InstRet to include ECALL and EBREAK by changing the hazard logic so these instructions don't self flush the W stage.
2021-08-23 15:46:17 -05:00
testbench
Wally previously was overcounting retired instructions when they were flushed.
2021-08-23 12:24:03 -05:00
testgen
mcause test fixes and s-mode interrupt bugfix
2021-06-16 17:37:08 -04:00
lint-wally
Merge difficulties
2021-06-07 09:50:23 -04:00
Home