Ross Thompson
|
5df7e959f3
|
Integrated the branch predictor into the hardward. Not yet working.
|
2021-02-17 22:19:17 -06:00 |
|
Ross Thompson
|
78db3654c6
|
We now have a solid rough draft of the 2 bit sat counter branch predictor with BTB and RAS.
This is not yet tested but the system verilog does compile.
|
2021-02-15 14:51:39 -06:00 |
|
Ross Thompson
|
3ec1f668fc
|
added branch predictor 2 bit table + SRAM model. The SRAM model is only approximate, but it does correctly model the read and write pipelined behavior.
|
2021-02-14 15:13:55 -06:00 |
|
Ross Thompson
|
30df1cdd25
|
The top level of the branch predictor built and compiles. Does not yet function. Missing the BTB, RAS, and direction prediction tables.
|
2021-02-14 11:06:31 -06:00 |
|
David Harris
|
d56d7a75a6
|
Rename ifu/dmem/ebu signals to match uarch diagram
|
2021-02-02 15:09:24 -05:00 |
|
David Harris
|
9d7e242596
|
Moved fpu to temporary location to fix compile and cleaned up interface formatting
|
2021-02-01 23:44:41 -05:00 |
|
David Harris
|
396cea1ea7
|
Reorganized src hierarchically
|
2021-01-30 11:50:37 -05:00 |
|