cturek
|
6fe35ee0e3
|
Attempt to fix FPGA synth errors
|
2022-11-15 20:34:28 +00:00 |
|
cturek
|
1c49d4a1c2
|
Fixed lint errors in postprocessing
|
2022-11-15 20:31:23 +00:00 |
|
cturek
|
0b2c8b9d46
|
Added majority of combinational logic
|
2022-11-14 00:06:38 +00:00 |
|
cturek
|
74f58b5d89
|
Added Quotient/Remainder calcs to normal termination
|
2022-11-13 23:44:34 +00:00 |
|
cturek
|
b3bfdbad18
|
Added flops for n and m, added B=0 signal
|
2022-11-13 23:02:43 +00:00 |
|
cturek
|
9c70ab917c
|
Added A<B signal to fdivsqrt, started postprocessing merge
|
2022-11-13 22:40:26 +00:00 |
|
David Harris
|
0ce3cc393a
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-11-13 04:23:26 -08:00 |
|
David Harris
|
0502b8ea4d
|
Comments about division hazards
|
2022-11-13 04:17:37 -08:00 |
|
cturek
|
ff410cd849
|
Added integer step counter to fsm
|
2022-11-11 00:23:25 +00:00 |
|
cturek
|
e7c25f9562
|
Fixed asign and bsign
|
2022-11-09 18:41:26 +00:00 |
|
cturek
|
b137a95a35
|
propagated otfc swap to Rad2 and 4 qslc
|
2022-11-06 23:32:38 +00:00 |
|
cturek
|
1e927df1a0
|
Added conditional OTFC swap for simplified int postprocessing
|
2022-11-06 23:09:09 +00:00 |
|
cturek
|
56b7bb3590
|
Finished Int Preprocessinggit add ../src/fpu/fdivsqrt/fdivsqrtpreproc.sv
|
2022-11-06 22:40:21 +00:00 |
|
cturek
|
ee048325cb
|
Added n and rightshiftx
|
2022-11-06 22:31:48 +00:00 |
|
cturek
|
67f2cb0595
|
p calculation
|
2022-11-06 22:24:21 +00:00 |
|
cturek
|
7567f388c2
|
Changed lzc names, started int/fp size merge in preproc
|
2022-11-06 22:21:35 +00:00 |
|
cturek
|
333da5c945
|
Added n, p, and m signals between fdivsqrt submodules. Added w64 and mdue to divsqrt testbench.
|
2022-11-06 22:08:18 +00:00 |
|
cturek
|
b893d9249d
|
Added new macros for int div preprocessing, added p, n, and rightshiftx logic
|
2022-11-06 21:53:48 +00:00 |
|
cturek
|
39bf6a456e
|
renamed remOp to RemOp
|
2022-11-03 22:37:25 +00:00 |
|
cturek
|
890b26466f
|
Added rem/div operation to postprocessor
|
2022-11-02 17:49:40 +00:00 |
|
cturek
|
2a45787b37
|
Added buffered signals for int/fp
|
2022-10-28 21:47:24 +00:00 |
|
cturek
|
2ae0a9bb5d
|
Config Cleanup
|
2022-10-27 22:38:56 +00:00 |
|
cturek
|
51fc4de0e1
|
small signal cleanup
|
2022-10-26 18:42:49 +00:00 |
|
cturek
|
544c142c4f
|
abs for int inputs
|
2022-10-26 16:18:05 +00:00 |
|
cturek
|
e401d12889
|
Added signed division to fdivsqrt
|
2022-10-26 16:13:41 +00:00 |
|
cturek
|
94daa961b3
|
Started Integer Preprocessing
|
2022-10-25 17:48:43 +00:00 |
|
amaiuolo
|
a0712d1456
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-10-13 22:36:57 +00:00 |
|
amaiuolo
|
000117fcd4
|
added amaiuolo@hmc.edu
|
2022-10-13 22:36:52 +00:00 |
|
David Harris
|
6092ca757a
|
New fdivsqrtqsel4cmp module based on comparators rather than table lookup
|
2022-10-09 04:47:44 -07:00 |
|
David Harris
|
dceb6f9034
|
Moved shift into divsqrt stage and cleaned up comments
|
2022-10-09 04:45:45 -07:00 |
|
David Harris
|
55e4911cf0
|
fdivsqrt code cleanup
|
2022-10-09 03:37:27 -07:00 |
|
David Harris
|
fc4146f409
|
Adding start signals for integer divider to fdivsqrt
|
2022-09-29 16:30:25 -07:00 |
|
cturek
|
c72e2e5d49
|
Added integer inputs and flags to divsqrt
|
2022-09-29 23:08:27 +00:00 |
|
David Harris
|
cfa83fdd98
|
For radix 4 division, fixed initial C and then could remove unexplained shift from divshiftcalc
|
2022-09-21 13:30:35 -07:00 |
|
David Harris
|
f08d5b23d5
|
Eliminated store after store stall when no cache; simplified divshiftcalc logic.
|
2022-09-21 13:02:34 -07:00 |
|
David Harris
|
1c8581dd6d
|
Simplified shipping in divshiftcalc; enhanced testbench-fp to be able to run all 32-bit tests generated by sqrttest
|
2022-09-21 10:35:08 -07:00 |
|
David Harris
|
f87e15388a
|
commented SpecialCase
|
2022-09-21 05:02:08 -07:00 |
|
David Harris
|
b21e36a788
|
Added SpecialCaseReg to hold SpecialCase for fdivsqrtpostproc
|
2022-09-21 04:55:43 -07:00 |
|
David Harris
|
437fd52bf6
|
Gated sticky bit in fdiv with SpecialCase
|
2022-09-20 20:05:00 -07:00 |
|
David Harris
|
9c8edb9cb6
|
renamed u to udigit to avoid conflict with U
|
2022-09-20 19:29:23 -07:00 |
|
cturek
|
e8f2715a81
|
Fixed R4 Sqrt overshifting
|
2022-09-21 00:05:36 +00:00 |
|
cturek
|
49a1259cf9
|
Fixed fgen4
|
2022-09-20 20:00:01 +00:00 |
|
David Harris
|
811f498f63
|
renamed q to u for unified digit selection
|
2022-09-20 04:35:14 -07:00 |
|
David Harris
|
705a2bd97b
|
Removed D2 and D2b from radix2 stage
|
2022-09-20 04:20:38 -07:00 |
|
David Harris
|
c77ec2aa9c
|
Simplified UM initialization
|
2022-09-20 04:18:12 -07:00 |
|
David Harris
|
956011b40b
|
fdivsqrtfgen4 comments
|
2022-09-20 04:13:21 -07:00 |
|
David Harris
|
8d1408a9d6
|
Moved fpu modules into subdirectories
|
2022-09-20 04:12:05 -07:00 |
|
David Harris
|
0af8151c2a
|
Partitioned fdivsqrt into one module per file and added file names to opening comments
|
2022-09-20 03:57:57 -07:00 |
|
David Harris
|
5b13140078
|
Simplified fdivsqrtpostproc QmM logic
|
2022-09-20 03:30:18 -07:00 |
|
David Harris
|
8647de5ee4
|
make QmM size b+1 indpenedent of radix
|
2022-09-20 03:25:09 -07:00 |
|