Domenico Ottolia
|
0c307d2db1
|
Fix synthesis warnings for privileged unit (replace 'initial' settings)
|
2021-04-20 17:57:56 -04:00 |
|
Domenico Ottolia
|
65abe13f4f
|
Cause an Illegal Instruction Exception when attempting to write readonly CSRs
|
2021-04-08 05:12:54 -04:00 |
|
Thomas Fleming
|
b1d849c822
|
Add all PMP addr registers
|
2021-03-24 21:58:33 -04:00 |
|
Noah Boorstin
|
bc1a0c6ee7
|
change ifndef to generate/if
|
2021-03-18 12:50:19 -04:00 |
|
Noah Boorstin
|
f48af209c4
|
busybear: make CSRs only weird for us
|
2021-03-05 00:46:32 +00:00 |
|
Noah Boorstin
|
14cde0d59c
|
Change CSR reset and available bits to conform to OVPsim
Now actually keeping perfectly in line with OVP for the first 100k instrs. Yay.
|
2021-02-04 22:03:45 +00:00 |
|
David Harris
|
a44c2abb12
|
Minor tweaks
|
2021-02-02 19:44:37 -05:00 |
|
David Harris
|
9d7e242596
|
Moved fpu to temporary location to fix compile and cleaned up interface formatting
|
2021-02-01 23:44:41 -05:00 |
|
David Harris
|
396cea1ea7
|
Reorganized src hierarchically
|
2021-01-30 11:50:37 -05:00 |
|