update busybear testbench to conform to new structure

This commit is contained in:
Noah Boorstin 2021-01-28 01:21:47 -05:00
parent 206747b8b2
commit f2aea55def

View File

@ -21,7 +21,7 @@ module testbench_busybear();
assign DataAccessFaultM = 0; assign DataAccessFaultM = 0;
// instantiate processor and memories // instantiate processor and memories
wallypipelinedhart dut(.ALUResultM(DataAdrM), .*); wallypipelinedhart dut(.*);
// initialize test // initialize test
initial initial