Wrote a bash script to generate custom modelsim radix which maps instruction addresses into human readable lables.

Once combined with some simulation verilog this will display the current function in modelsim.

wally-pipelined/bin/extractFunctionRadix.sh

@@ -0,0 +1,32 @@
+#!/bin/bash
+
+for objDumpFile in "$@";
+do
+
+    # get the lines with named labels from the obj files.
+    listOfAddr=`egrep -i '^[0-9]{8} <[0-9a-zA-Z_]+>' $objDumpFile`
+
+    # parse out the addresses and the labels
+    addresses=`echo "$listOfAddr" | awk '{print $1}'`
+    labels=`echo "$listOfAddr" | awk '{print  "\""$2"\"", "-color \"SpringGreen\","}' | tr -d '<>:'`
+
+    echo "$addresses" > $objDumpFile.addr
+
+    # need to add some formatting to each line
+    numLines=`echo "$listOfAddr" | wc -l`
+    prefix=`yes "    16#" | head -n  $numLines`
+    midfix=`yes "# " | head -n $numLines`
+
+    # paste echos each of the 4 parts on a per line basis.
+    #-d'\0' sets no delimiter
+    temp=`paste -d'\0' <(echo "$prefix") <(echo "$addresses") <(echo "$midfix") <(echo "$labels")`
+
+    # remove the last comma
+    temp2=${temp::-1}
+
+    echo "radix define Functions {" > $objDumpFile.do
+    echo "$temp2" >> $objDumpFile.do
+    echo "    -default hex -color green" >> $objDumpFile.do
+    echo "}" >> $objDumpFile.do
+
+done

wally-pipelined/regression/wally-pipelined-ross.do

@@ -0,0 +1,52 @@
+# wally-pipelined.do 
+#
+# Modification by Oklahoma State University & Harvey Mudd College
+# Use with Testbench 
+# James Stine, 2008; David Harris 2021
+# Go Cowboys!!!!!!
+#
+# Takes 1:10 to run RV64IC tests using gui
+
+# Use this wally-pipelined.do file to run this example.
+# Either bring up ModelSim and type the following at the "ModelSim>" prompt:
+#     do wally-pipelined.do
+# or, to run from a shell, type the following at the shell prompt:
+#     vsim -do wally-pipelined.do -c
+# (omit the "-c" to see the GUI while running from the shell)
+
+onbreak {resume}
+
+# create library
+if [file exists work] {
+    vdel -all
+}
+vlib work
+
+# compile source files
+# suppress spurious warnngs about 
+# "Extra checking for conflicts with always_comb done at vopt time"
+# because vsim will run vopt
+
+# default to config/rv64ic, but allow this to be overridden at the command line.  For example:
+# do wally-pipelined.do ../config/rv32ic
+switch $argc {
+    0 {vlog +incdir+../config/rv64ic ../testbench/testbench-imperas.sv ../src/*/*.sv -suppress 2583}
+    1 {vlog +incdir+$1 ../testbench/testbench-imperas.sv ../src/*/*.sv -suppress 2583}
+}
+# start and run simulation
+# remove +acc flag for faster sim during regressions if there is no need to access internal signals
+vopt +acc work.testbench -o workopt 
+vsim workopt
+
+# load the branch predictors with known data. The value of the data is not important for function, but
+# is important for perventing pessimistic x propagation.
+mem load -infile twoBitPredictor.txt -format bin testbench/dut/hart/ifu/bpred/DirPredictor/memory/memory
+mem load -infile BTBPredictor.txt -format bin testbench/dut/hart/ifu/bpred/TargetPredictor/memory/memory
+
+do wave.do
+add log /* -recursive
+
+-- Run the Simulation 
+#run 1000
+run -all
+#quit

wally-pipelined/regression/wave.do

@@ -0,0 +1,42 @@
+onerror {resume}
+quietly WaveActivateNextPane {} 0
+add wave -noupdate /testbench/clk
+add wave -noupdate /testbench/reset
+add wave -noupdate -divider <NULL>
+add wave -noupdate /testbench/dut/hart/ebu/IReadF
+add wave -noupdate -group HDU /testbench/dut/hart/DataStall
+add wave -noupdate -group HDU /testbench/dut/hart/InstrStall
+add wave -noupdate -group HDU /testbench/dut/hart/StallF
+add wave -noupdate -group HDU /testbench/dut/hart/StallD
+add wave -noupdate -group HDU /testbench/dut/hart/FlushD
+add wave -noupdate -group HDU /testbench/dut/hart/FlushE
+add wave -noupdate -group HDU /testbench/dut/hart/FlushM
+add wave -noupdate -group HDU /testbench/dut/hart/FlushW
+add wave -noupdate -expand -group Bpred -expand -group direction -divider Update
+add wave -noupdate -expand -group Bpred -expand -group direction /testbench/dut/hart/ifu/bpred/DirPredictor/UpdatePC
+add wave -noupdate -expand -group Bpred -expand -group direction /testbench/dut/hart/ifu/bpred/DirPredictor/UpdateEN
+add wave -noupdate -expand -group Bpred -expand -group direction /testbench/dut/hart/ifu/bpred/DirPredictor/UpdatePCIndex
+add wave -noupdate -expand -group Bpred -expand -group direction /testbench/dut/hart/ifu/bpred/DirPredictor/UpdatePrediction
+add wave -noupdate -expand -group Bpred -expand -group direction /testbench/dut/hart/ifu/bpred/DirPredictor/memory/memory
+add wave -noupdate -expand -group InstrClass /testbench/dut/hart/ifu/bpred/InstrClassF
+add wave -noupdate -expand -group InstrClass /testbench/dut/hart/ifu/bpred/InstrClassD
+add wave -noupdate -expand -group InstrClass /testbench/dut/hart/ifu/bpred/InstrClassE
+add wave -noupdate /testbench/dut/hart/ifu/bpred/InstrF
+TreeUpdate [SetDefaultTree]
+WaveRestoreCursors {{Cursor 1} {72 ns} 0}
+quietly wave cursor active 1
+configure wave -namecolwidth 250
+configure wave -valuecolwidth 185
+configure wave -justifyvalue left
+configure wave -signalnamewidth 1
+configure wave -snapdistance 10
+configure wave -datasetprefix 0
+configure wave -rowmargin 4
+configure wave -childrowmargin 2
+configure wave -gridoffset 0
+configure wave -gridperiod 1
+configure wave -griddelta 40
+configure wave -timeline 0
+configure wave -timelineunits ns
+update
+WaveRestoreZoom {0 ns} {329 ns}