Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main

Browse Source
This commit is contained in:
Ross Thompson 2021-03-12 20:18:35 -06:00
commit 940d892f29
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
wally-pipelined/src/uncore/clint.sv
View File

@ -45,9 +45,7 @@ module clint (
assign memread = HSELCLINT & ~HWRITE; assign memread = HSELCLINT & ~HWRITE;
assign memwrite = HSELCLINT & HWRITE; assign memwrite = HSELCLINT & HWRITE;
assign HRESPCLINT = 0; // OK assign HRESPCLINT = 0; // OK
// assign HREADYCLINT = 1; // Respond immediately assign HREADYCLINT = 1'b1; // will need to be modified if CLINT ever needs more than 1 cycle to do something
always_ff @(posedge HCLK) // delay response
HREADYCLINT <= memread | memwrite;
// word aligned reads // word aligned reads
generate generate