forked from Github_Repos/cvw
Possible fix for ifu/lsu arbiration issue.
This commit is contained in:
parent
afc6934249
commit
87485ed237
@ -97,6 +97,8 @@ module ebu
|
|||||||
logic [2:0] LocalBurstType;
|
logic [2:0] LocalBurstType;
|
||||||
logic CntReset;
|
logic CntReset;
|
||||||
logic [3:0] Threshold;
|
logic [3:0] Threshold;
|
||||||
|
logic IFUReqD;
|
||||||
|
|
||||||
|
|
||||||
assign HCLK = clk;
|
assign HCLK = clk;
|
||||||
assign HRESETn = ~reset;
|
assign HRESETn = ~reset;
|
||||||
@ -195,7 +197,10 @@ module ebu
|
|||||||
// Controller 1 (LSU)
|
// Controller 1 (LSU)
|
||||||
assign save[1] = 1'b0;
|
assign save[1] = 1'b0;
|
||||||
assign restore[1] = 1'b0;
|
assign restore[1] = 1'b0;
|
||||||
assign dis[1] = 1'b0;
|
assign dis[1] = CurrState == ARBITRATE ? 1'b0 : (IFUReqD & ~(HREADY & FinalBeat));
|
||||||
assign sel[1] = NextState == ARBITRATE ? 1'b1: LSUReq;
|
assign sel[1] = NextState == ARBITRATE ? 1'b1: LSUReq;
|
||||||
|
|
||||||
|
flopr #(1) ifureqreg(clk, ~HRESETn, IFUReq, IFUReqD);
|
||||||
|
|
||||||
|
|
||||||
endmodule
|
endmodule
|
||||||
|
Loading…
Reference in New Issue
Block a user