Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
32a4afc7a1
cvw/wally-pipelined/regression/sim-wally

3 lines
49 B
Plaintext
Raw Normal View History

changed ideal memory to MEM_DTIM and MEM_ITIM
2021-12-14 21:05:32 +00:00
vsim -do "do wally-pipelined.do rv64gc arch64i"
Major reorganization of regression and simulation and testbenches
2021-10-10 22:07:51 +00:00
Reference in New Issue Copy Permalink