Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 21:14:37 +00:00
Code Issues Packages Projects Releases Wiki Activity
866ad88e97
cvw/fpga
History
Jacob Pease 9c39371657 Reverted bootloader optimizations to second iteration. Working on last optimization.
2024-11-02 14:14:31 -05:00
..
constraints The path to the zsbl was wrong all this time, but for reason was working with older versions of Ubuntu, but one 24.04 it causes vivado to not find the rom and ram. 2024-10-30 16:01:11 -05:00
generator The path to the zsbl was wrong all this time, but for reason was working with older versions of Ubuntu, but one 24.04 it causes vivado to not find the rom and ram. 2024-10-30 16:01:11 -05:00
rvvidaemon Updated email address authorship for my files. 2024-10-15 10:27:53 -05:00
src Updated email address authorship for my files. 2024-10-15 10:27:53 -05:00
zsbl Reverted bootloader optimizations to second iteration. Working on last optimization. 2024-11-02 14:14:31 -05:00
comport.setup More name updates. 2024-08-21 10:51:24 -07:00
probe Update python shebangs to use /usr/bin/env python3 so virtual environment can be used (also aids in general portability) 2024-07-03 20:42:55 -07:00
proberange Update python shebangs to use /usr/bin/env python3 so virtual environment can be used (also aids in general portability) 2024-07-03 20:42:55 -07:00
probes Update python shebangs to use /usr/bin/env python3 so virtual environment can be used (also aids in general portability) 2024-07-03 20:42:55 -07:00
README.md Update fpga README formatting 2024-10-17 15:08:32 -07:00
renumber.py Update python shebangs to use /usr/bin/env python3 so virtual environment can be used (also aids in general portability) 2024-07-03 20:42:55 -07:00
trigger_issues.tsm Renamed wallypipelinedhart to wallypipelinedcore 2022-01-20 16:02:08 +00:00

README.md

Wally supports the following boards

  1. ArtyA7
  2. vcu108
  3. vcu118 (Do not recommend.)

Quick Start

Build FPGA

cd generator
make <board name>

Example:

make vcu108

Make flash card image

ls /dev/sd* or ls /dev/mmc* to see which flash card devices you have. Insert the flash card into the reader and ls /dev/sd* or /dev/mmc* again. The new device is the one you want to use. Make sure you select the root device (i.e. /dev/sdb) not the partition (i.e. /dev/sdb1).

cd $WALLY/linux/sd-card

This following script requires root.

./flash-sd.sh -b <path to buildroot> -d <path to compiled device tree file> <flash card device>

Example with vcu108, buildroot installed to /opt/riscv/buildroot, and the flash card is device /dev/sdc

./flash-sd.sh -b /opt/riscv/buildroot -d /opt/riscv/buildroot/output/images/wally-vcu108.dtb /dev/sdc

Wait until the the script completes then remove the card.

FPGA setup

For the Arty A7 insert the PMOD daughter board into the right most slot and insert the sd card.

For the VCU108 and VCU118 boards insert the PMOD daughter board into the only PMOD slot on the right side of the boards.

Power on the boards. For Arty A7 just plug in the USB connector. For the VCU boards make sure the power supply is connected and the two usb cables are connected. Flip on the switch. The VCU118's on board UART converter does not work. Use a spark fun FTDI usb to UART adapter and plug into the mail PMOD on the right side of the board. Also the level sifters on the VCU118 do not work correctly with the digilent sd PMOD board. We have a custom board which works instead.

cd $WALLY/fpga/generator
vivado &

Open the design in the current directory WallyFPGA.xpr.

Then click "Open Target" under "PROGRAM AND DEBUG". Then Program the device.

Connect to UART

In another terminal ls /dev/ttyUSB*. One of these devices will be the UART connected to Wally. You may have to experiment by the running the following command multiple times.

screen /dev/ttyUSB1 115200

Swap out the USB1 for USB0 or USB1 as needed.