mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-24 05:24:49 +00:00
59 lines
1.3 KiB
Makefile
59 lines
1.3 KiB
Makefile
dst := IP
|
|
sdc_src := ~/repos/sdc.tar.gz
|
|
# vcu118
|
|
#export XILINX_PART := xcvu9p-flga2104-2L-e
|
|
#export XILINX_BOARD := xilinx.com:vcu118:part0:2.4
|
|
#export board := vcu118
|
|
|
|
# vcu108
|
|
#export XILINX_PART := xcvu095-ffva2104-2-e
|
|
#export XILINX_BOARD := xilinx.com:vcu108:part0:1.2
|
|
#export board := vcu108
|
|
|
|
# Arty A7
|
|
export XILINX_PART := xc7a100tcsg324-1
|
|
export XILINX_BOARD := digilentinc.com:arty-a7-100:part0:1.1
|
|
export board := ArtyA7
|
|
|
|
all: FPGA
|
|
|
|
FPGA: PreProcessFiles IP SDC
|
|
vivado -mode tcl -source wally.tcl 2>&1 | tee wally.log
|
|
|
|
#IP: $(dst)/xlnx_proc_sys_reset.log \
|
|
$(dst)/xlnx_ddr4-$(board).log \
|
|
$(dst)/xlnx_ddr3-ArtyA7.log \
|
|
$(dst)/xlnx_axi_clock_converter.log \
|
|
$(dst)/xlnx_ahblite_axi_bridge.log
|
|
|
|
IP: $(dst)/xlnx_proc_sys_reset.log \
|
|
$(dst)/xlnx_ddr3-ArtyA7.log \
|
|
$(dst)/xlnx_mmcm.log \
|
|
$(dst)/xlnx_axi_clock_converter.log \
|
|
$(dst)/xlnx_ahblite_axi_bridge.log
|
|
|
|
SDC:
|
|
cp $(sdc_src) ../src/
|
|
tar xzf ../src/sdc.tar.gz -C ../src
|
|
|
|
PreProcessFiles:
|
|
rm -rf ../src/CopiedFiles_do_not_add_to_repo/
|
|
cp -r ../../src/ ../src/CopiedFiles_do_not_add_to_repo/
|
|
./insert_debug_comment.sh
|
|
|
|
$(dst)/%.log: %.tcl
|
|
mkdir -p IP
|
|
cd IP;\
|
|
vivado -mode batch -source ../$*.tcl | tee $*.log
|
|
|
|
cleanIP:
|
|
rm -rf IP
|
|
|
|
cleanLogs:
|
|
rm -rf *.jou *.log
|
|
|
|
cleanFPGA:
|
|
rm -rf WallyFPGA.* reports sim .Xil
|
|
|
|
cleanAll: cleanIP cleanLogs cleanFPGA
|