mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
7 lines
477 B
Markdown
7 lines
477 B
Markdown
# riscv-wally
|
|
Configurable RISC-V Processor
|
|
|
|
Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.
|
|
|
|
See Chapter 2 of draft book of how to install and compile tests.
|