David Harris
|
3ce92ab0a5
|
Ignoring more sim files
|
2024-07-15 05:34:50 -07:00 |
|
David Harris
|
467436e30c
|
Renamed --coverage to --ccov and moved UCDB files to questa/ucdb
|
2024-07-15 05:32:16 -07:00 |
|
David Harris
|
975c72c91d
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-07-15 04:27:59 -07:00 |
|
David Harris
|
affe15191e
|
Fixed wsim running iterelf tests/coverage
|
2024-07-15 03:44:14 -07:00 |
|
David Harris
|
459eaaef6a
|
Initial effort to make testbench_fp compatible with Verilator without breaking Questa
|
2024-07-14 20:08:33 -07:00 |
|
David Harris
|
1b5e63ebe2
|
Fixed elf handling
|
2024-07-14 09:49:15 -07:00 |
|
Rose Thompson
|
276cb558f0
|
Merge pull request #880 from davidharrishmc/dev
wsim elf handling and RV64GCK lockstep support
|
2024-07-14 11:40:30 -05:00 |
|
David Harris
|
779458f14a
|
Waive CBO failures in iterelf because ImperasDV does not handle them properly yet
|
2024-07-13 22:08:57 -07:00 |
|
David Harris
|
904a081218
|
allow wsim to take .elf in testsuite argument; print error if ELF not found
|
2024-07-13 21:59:26 -07:00 |
|
David Harris
|
26d4fbcc19
|
Switched ImperasDV to RV64GCK model to support crypto (issue #872)
|
2024-07-13 21:42:14 -07:00 |
|
Rose Thompson
|
d5a6d93554
|
Merge pull request #879 from JacobPease/main
main
|
2024-07-12 09:32:13 -05:00 |
|
Jacob Pease
|
7f72fb8583
|
Updated riscv,isa-extensions property with the correct syntax. Added riscv,cbom-block-size.
|
2024-07-12 09:28:54 -05:00 |
|
Jordan Carlin
|
a4967138b6
|
Merge pull request #875 from ross144/main
|
2024-07-11 18:05:14 -07:00 |
|
Rose Thompson
|
82bd9ca200
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-07-11 11:32:12 -05:00 |
|
Rose Thompson
|
8f52e4ae42
|
Merge pull request #878 from JacobPease/main
Commented out riscv,isa-extensions from Arty device tree until Linux kernel is updated.
|
2024-07-11 11:25:24 -05:00 |
|
Jacob Pease
|
1a2607c3d9
|
Commented out riscv,isa-extensions from Arty device tree until Linux kernel is updated.
|
2024-07-11 10:53:18 -05:00 |
|
Ross Thompson
|
c72f0fd504
|
Added csr comparison.
|
2024-07-11 10:49:06 -05:00 |
|
Ross Thompson
|
abf9da01ab
|
code cleanup.
|
2024-07-11 10:41:34 -05:00 |
|
Ross Thompson
|
f0096f5a43
|
Yay. It's actually working! The FPGA/ImperasDV hybrid is working.
|
2024-07-10 15:10:37 -05:00 |
|
Ross Thompson
|
e6dc962d11
|
Yay! the trigger is correctly working now!
|
2024-07-10 12:05:10 -05:00 |
|
Ross Thompson
|
cf986b5fb8
|
Really close to having the trigger in module work.
Can trigger on the data of the correct frame, but trigger in is still not
working.
|
2024-07-09 19:04:51 -05:00 |
|
Ross Thompson
|
6734685333
|
Fixed connection bugs in the top level fpga which preventing sending ethernet frames back to the trigger in unit.
|
2024-07-09 19:04:18 -05:00 |
|
Ross Thompson
|
e0a1f0e39f
|
Really close now.
|
2024-07-09 14:21:43 -05:00 |
|
Ross Thompson
|
e488ee7225
|
Correctly sending the ethernet frame on a mismatch. Now just need to get vivado to actually trigger.
|
2024-07-09 14:16:13 -05:00 |
|
Ross Thompson
|
fd170a6583
|
Getting closer.
|
2024-07-09 14:09:56 -05:00 |
|
Ross Thompson
|
bf69a2e1cd
|
Updated to use the newest imperasDV.
|
2024-07-09 12:30:18 -05:00 |
|
Rose Thompson
|
f83e6cf771
|
Fixed issue #874.
|
2024-07-08 14:48:52 -05:00 |
|
Jordan Carlin
|
bea95c7d54
|
Refactor section headers
|
2024-07-08 07:21:08 -07:00 |
|
Jordan Carlin
|
70a65e2d6b
|
Cleanup
|
2024-07-08 06:50:29 -07:00 |
|
Jordan Carlin
|
09a061b580
|
Merge remote-tracking branch 'upstream/main' into installation
Fix derivgen.pl shebang conflict
|
2024-07-08 06:46:41 -07:00 |
|
Rose Thompson
|
15b23ceb4d
|
Merge pull request #866 from davidharrishmc/dev
First version of iterelf running; removed directory support from wsim
|
2024-07-07 10:27:22 -05:00 |
|
David Harris
|
9098a55ea3
|
Fixed lint error in imperas derived config
|
2024-07-06 05:36:12 -07:00 |
|
David Harris
|
bcbe9eec81
|
Added lockstep simulations for coverage, wally-riscv-arch-test, buildroot boot to nightly / buildroot regression
|
2024-07-05 22:13:34 -07:00 |
|
David Harris
|
84c687080d
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into dev
|
2024-07-05 21:42:26 -07:00 |
|
David Harris
|
9f5e7b8653
|
Merge pull request #851 from kevindkim723/intdivb
Reduce Bit widths for IDIV on FPU
|
2024-07-05 21:42:19 -07:00 |
|
David Harris
|
02a7a1696b
|
git ignore
|
2024-07-05 21:35:10 -07:00 |
|
David Harris
|
ffb248dc65
|
Fixed issue 868 about tlbmisc.S coverage test failing due to HPTW writing wrong address when updateing A bit
|
2024-07-05 21:32:57 -07:00 |
|
David Harris
|
9279b2d56a
|
Added imperas configuration for Lee
|
2024-07-05 09:13:18 -07:00 |
|
David Harris
|
ced8038343
|
Defined memory to be inaccessible by default
|
2024-07-05 08:34:28 -07:00 |
|
Jordan Carlin
|
6d46549ee3
|
Fix setup.csh typo
|
2024-07-04 13:45:24 -07:00 |
|
Jordan Carlin
|
47501b9ef4
|
Add comments to site-setup for new gcc
|
2024-07-04 13:44:50 -07:00 |
|
David Harris
|
604f9d3a45
|
Fixed imperas.ic prefix for vcs
|
2024-07-04 12:31:00 -07:00 |
|
David Harris
|
873bd61296
|
Fixed perl path in derivgen
|
2024-07-04 12:30:11 -07:00 |
|
David Harris
|
12717a65f2
|
Fixed location of imperas.ic with new misa_B_Zba_Zbb_Zbs
|
2024-07-04 12:29:59 -07:00 |
|
David Harris
|
775930ae4f
|
Fixes to memfile generation for rv32. Updated new misa.B in imperas.ic, but need new version of ImperasDV to test
|
2024-07-04 07:36:56 -07:00 |
|
Jordan Carlin
|
a7b78e6773
|
Fix perl shebang lines
|
2024-07-04 01:48:20 -07:00 |
|
Jordan Carlin
|
985d9b4edc
|
Update run_vcs shebang after merge
|
2024-07-03 23:47:26 -07:00 |
|
Jordan Carlin
|
0459c68615
|
Merge branch 'main' of https://github.com/openhwgroup/cvw into installation
|
2024-07-03 23:44:25 -07:00 |
|
Jordan Carlin
|
c7d556a7ed
|
Update installation script comments
|
2024-07-03 23:42:31 -07:00 |
|
Jordan Carlin
|
090a4f9544
|
Add error messages
|
2024-07-03 22:26:10 -07:00 |
|