Harshini Srinath
|
e4de9ae87c
|
Fixed formatting
|
2023-07-30 18:18:24 -07:00 |
|
Harshini Srinath
|
4c1a07eb9c
|
Fixed formatting
|
2023-07-30 18:06:25 -07:00 |
|
Harshini Srinath
|
1badc8a8c5
|
Fixed formatting
|
2023-07-30 18:00:39 -07:00 |
|
Harshini Srinath
|
41555b149e
|
Fixed formatting
|
2023-07-30 17:54:47 -07:00 |
|
Harshini Srinath
|
8e97224cd7
|
Fixed formatting
|
2023-07-30 17:46:23 -07:00 |
|
Harshini Srinath
|
469b03577d
|
Fixed formatting
|
2023-07-30 17:39:37 -07:00 |
|
Harshini Srinath
|
141384f60f
|
Fixed formatting
|
2023-07-30 17:38:22 -07:00 |
|
David Harris
|
29b48334d8
|
Fixed lint errors, presumably detected by latest version of verilator
|
2023-06-11 06:48:42 -07:00 |
|
Ross Thompson
|
1315a0bf4a
|
Got the branch predictor parameterized using Lim's method. Also had to add a global enum included in both cvw.sv and the configs which defines the branch predictor types. This should be synthesizable, but I'll need to double check.
|
2023-05-26 16:00:14 -05:00 |
|
Ross Thompson
|
f1b8689955
|
Finished fpu parameterization using Lim's method.
|
2023-05-26 14:40:06 -05:00 |
|
Mason Adams
|
56575cb45e
|
Removed redundent expression to increase coverage
|
2023-04-17 14:13:26 -05:00 |
|
David Harris
|
78eb90715c
|
Removed pipelined level of hierarchy
|
2023-02-02 14:14:11 -08:00 |
|