cturek
|
d571b5f9a5
|
propagated otfc swap to Rad2 and 4 qslc
|
2022-11-06 23:32:38 +00:00 |
|
cturek
|
54f09f3616
|
Added conditional OTFC swap for simplified int postprocessing
|
2022-11-06 23:09:09 +00:00 |
|
cturek
|
c3e635c788
|
Finished Int Preprocessinggit add ../src/fpu/fdivsqrt/fdivsqrtpreproc.sv
|
2022-11-06 22:40:21 +00:00 |
|
cturek
|
a49ea2a16d
|
Added n and rightshiftx
|
2022-11-06 22:31:48 +00:00 |
|
cturek
|
350d4d254f
|
p calculation
|
2022-11-06 22:24:21 +00:00 |
|
cturek
|
83051a5351
|
Changed lzc names, started int/fp size merge in preproc
|
2022-11-06 22:21:35 +00:00 |
|
cturek
|
2cbe2fd70b
|
Added n, p, and m signals between fdivsqrt submodules. Added w64 and mdue to divsqrt testbench.
|
2022-11-06 22:08:18 +00:00 |
|
cturek
|
6bc4c1318e
|
Added new macros for int div preprocessing, added p, n, and rightshiftx logic
|
2022-11-06 21:53:48 +00:00 |
|
cturek
|
06a9305766
|
renamed remOp to RemOp
|
2022-11-03 22:37:25 +00:00 |
|
cturek
|
e37f564e84
|
Added rem/div operation to postprocessor
|
2022-11-02 17:49:40 +00:00 |
|
cturek
|
e8d7607e87
|
Added buffered signals for int/fp
|
2022-10-28 21:47:24 +00:00 |
|
cturek
|
7301fc7f18
|
small signal cleanup
|
2022-10-26 18:42:49 +00:00 |
|
cturek
|
6caf7bb7e2
|
abs for int inputs
|
2022-10-26 16:18:05 +00:00 |
|
cturek
|
ec4646b412
|
Added signed division to fdivsqrt
|
2022-10-26 16:13:41 +00:00 |
|
cturek
|
ff7d6b2932
|
Started Integer Preprocessing
|
2022-10-25 17:48:43 +00:00 |
|
amaiuolo
|
56455bb9ad
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-10-13 22:36:57 +00:00 |
|
amaiuolo
|
1ae48e0edc
|
added amaiuolo@hmc.edu
|
2022-10-13 22:36:52 +00:00 |
|
David Harris
|
04dc0ac02c
|
New fdivsqrtqsel4cmp module based on comparators rather than table lookup
|
2022-10-09 04:47:44 -07:00 |
|
David Harris
|
4f312ea2e7
|
Moved shift into divsqrt stage and cleaned up comments
|
2022-10-09 04:45:45 -07:00 |
|
David Harris
|
2aa43848f5
|
fdivsqrt code cleanup
|
2022-10-09 03:37:27 -07:00 |
|
David Harris
|
657f16dfd1
|
Adding start signals for integer divider to fdivsqrt
|
2022-09-29 16:30:25 -07:00 |
|
cturek
|
e8a869e0e7
|
Added integer inputs and flags to divsqrt
|
2022-09-29 23:08:27 +00:00 |
|
David Harris
|
d6297a2f2e
|
For radix 4 division, fixed initial C and then could remove unexplained shift from divshiftcalc
|
2022-09-21 13:30:35 -07:00 |
|
David Harris
|
129b9343fe
|
commented SpecialCase
|
2022-09-21 05:02:08 -07:00 |
|
David Harris
|
5e1932c649
|
Added SpecialCaseReg to hold SpecialCase for fdivsqrtpostproc
|
2022-09-21 04:55:43 -07:00 |
|
David Harris
|
f7d272c315
|
Gated sticky bit in fdiv with SpecialCase
|
2022-09-20 20:05:00 -07:00 |
|
David Harris
|
3b98881c4e
|
renamed u to udigit to avoid conflict with U
|
2022-09-20 19:29:23 -07:00 |
|
cturek
|
c3c764f0ba
|
Fixed fgen4
|
2022-09-20 20:00:01 +00:00 |
|
David Harris
|
00c15ec472
|
renamed q to u for unified digit selection
|
2022-09-20 04:35:14 -07:00 |
|
David Harris
|
d01588d693
|
Removed D2 and D2b from radix2 stage
|
2022-09-20 04:20:38 -07:00 |
|
David Harris
|
2ea7df1b6d
|
Simplified UM initialization
|
2022-09-20 04:18:12 -07:00 |
|
David Harris
|
0d5e80a4f0
|
fdivsqrtfgen4 comments
|
2022-09-20 04:13:21 -07:00 |
|
David Harris
|
653c458241
|
Moved fpu modules into subdirectories
|
2022-09-20 04:12:05 -07:00 |
|