Jacob Pease
|
336a413f31
|
Added ability to split boot.memfile into boot.mem and data.mem.
|
2024-07-25 11:19:15 -05:00 |
|
David Harris
|
5bf7250687
|
Issue #894: trap on floating-point ops with reserved rounding modes: detect Zfa flt
|
2024-07-25 09:09:13 -07:00 |
|
David Harris
|
f7dd49cc6c
|
Issue #894: trap on floating-point ops with reserved rounding modes
|
2024-07-25 06:59:58 -07:00 |
|
Jacob Pease
|
0dae881a0d
|
Fixed SDCCLK name discrepency.
|
2024-07-24 22:48:31 -05:00 |
|
Jacob Pease
|
ebdf25a53b
|
Commented out references to old axi IP from wally.tcl.
|
2024-07-24 22:47:15 -05:00 |
|
Jacob Pease
|
2caf9e93be
|
Removed old axi IP from fpga Makefile. Added sed for data.mem file loaded into uncore ram.
|
2024-07-24 22:46:24 -05:00 |
|
Jacob Pease
|
d15be492cb
|
Masked lower byte when writing to DLL.
|
2024-07-24 22:44:27 -05:00 |
|
Jacob Pease
|
286d80de7e
|
Initialized UART with Arty frequency and baud rate. Will make this dynamic in the future
|
2024-07-24 22:43:47 -05:00 |
|
Jacob Pease
|
0107a400d1
|
Added uart header to gpt.c.
|
2024-07-24 22:43:16 -05:00 |
|
Jordan Carlin
|
4b86f85904
|
Linux readme updates
|
2024-07-24 20:19:30 -07:00 |
|
Jordan Carlin
|
a9cd457536
|
Update buildroot makefile to test for write access to $RISCV and remove separate sudo/no_sudo versions (just run the makefile as sudo if needed)
|
2024-07-24 20:19:30 -07:00 |
|
Jordan Carlin
|
676c6b88a0
|
Automatically determine number of threads to use in wally-tool-chain-install
|
2024-07-24 20:19:30 -07:00 |
|
Jordan Carlin
|
e6b3257862
|
Build nproc linux
|
2024-07-24 20:19:30 -07:00 |
|
Jordan Carlin
|
85b98af958
|
Build testvectors with buildroot
|
2024-07-24 20:19:30 -07:00 |
|
Jordan Carlin
|
bbf90b1f4b
|
Add cpio to installation for buildroot
|
2024-07-24 19:55:18 -07:00 |
|
David Harris
|
2c7bc7038e
|
Merge pull request #892 from ross144/main
Adds synthesizable RVVI FPGA hardware
|
2024-07-24 12:21:36 -07:00 |
|
Rose Thompson
|
ce61429bdf
|
Fixed the reset bug in wallyTracer.
|
2024-07-24 13:32:46 -05:00 |
|
Rose Thompson
|
5cae55561e
|
Removed unused file.
|
2024-07-24 13:30:25 -05:00 |
|
Rose Thompson
|
df88939bcb
|
Merge branch 'main' of https://github.com/openhwgroup/cvw
|
2024-07-24 13:14:25 -05:00 |
|
Rose Thompson
|
d0a5b278b7
|
Factored out the rvvi testbench code into rvvitbwrapper.
|
2024-07-24 13:10:57 -05:00 |
|
Rose Thompson
|
b1a711ae0f
|
Converted fpga's rvvi from a config option to a testbench/fpga top level parameter and is envoked by passing --rvvi to wsim.
|
2024-07-24 12:47:50 -05:00 |
|
Rose Thompson
|
27f89fcdbd
|
Updated verilog-ethernet to remove all verilator warnings or at least suppress them.
|
2024-07-24 10:13:03 -05:00 |
|
Jordan Carlin
|
bb5c9f9ead
|
Switch to logger function and fix exit codes
|
2024-07-23 23:42:03 -07:00 |
|
Jordan Carlin
|
d08deddcc4
|
Update logging grep
|
2024-07-23 23:40:42 -07:00 |
|
Jordan Carlin
|
121ee51503
|
Fix logging
|
2024-07-23 23:40:03 -07:00 |
|
Jordan Carlin
|
47452ddaaa
|
Remove hardcoded /opt/riscv
|
2024-07-23 23:29:45 -07:00 |
|
Rose Thompson
|
9404a339ee
|
Handled all remaining verilator warnings in the rvvi synth code. Now it's time to take on the verilog-ethernet warnings.
|
2024-07-23 17:44:37 -05:00 |
|
Rose Thompson
|
6c212ebf0e
|
Changes are confirmed to work on the FPGA.
|
2024-07-23 17:39:38 -05:00 |
|
Jacob Pease
|
f1cc7dd5a3
|
Fixed verilog bugs.
|
2024-07-23 17:26:39 -05:00 |
|
Jacob Pease
|
dcb2edf888
|
Fixed syntax bugs. inline functions are now static and in the spi.h header.
|
2024-07-23 17:00:32 -05:00 |
|
Rose Thompson
|
e8e71ad643
|
Code cleanup.
|
2024-07-23 16:35:05 -05:00 |
|
Jacob Pease
|
5f0addd69a
|
Initial pass on SPI based bootloader code finished.
|
2024-07-23 16:33:49 -05:00 |
|
Jacob Pease
|
a8b9e7776b
|
Added some minor error checking to gpt.c.
|
2024-07-23 16:32:52 -05:00 |
|
Jacob Pease
|
ab00ea5a5c
|
Added sd_read64 to help with block reads and crc checking.
|
2024-07-23 16:32:29 -05:00 |
|
Rose Thompson
|
57ea39d685
|
Fixed rvvi csr counting.
|
2024-07-23 16:22:23 -05:00 |
|
Rose Thompson
|
54e0289608
|
Fixed bugs in the rvvi synth logic which encoded csr instructions.
|
2024-07-23 16:16:11 -05:00 |
|
Jacob Pease
|
57eeba5c8c
|
Progress made on implementing new disk read function.
|
2024-07-23 15:47:23 -05:00 |
|
Jacob Pease
|
9ccb0eb027
|
Removed references to card_type.
|
2024-07-23 15:46:18 -05:00 |
|
Jacob Pease
|
d9afaade03
|
Merge branch 'main' of github.com:openhwgroup/cvw into spiboot
|
2024-07-23 14:18:50 -05:00 |
|
Jacob Pease
|
bf65cd2817
|
Added uart print functions and the Wally banner. SD card can now be initialized. Removed old code from boot.c
|
2024-07-23 14:18:42 -05:00 |
|
Rose Thompson
|
1eff86b7ae
|
Down to 3 verilator warnings in rvvisynth and a 40 warnings in verilog-ethernet.
|
2024-07-23 13:18:03 -05:00 |
|
Rose Thompson
|
c463201d68
|
Moved all rvvi files to rvvi directory.
|
2024-07-23 13:03:21 -05:00 |
|
Rose Thompson
|
825dbefcb2
|
Fixed bus width error. Have to check this FPGA to make sure this didn't break anything.
|
2024-07-23 12:26:03 -05:00 |
|
Rose Thompson
|
bb74a0f96b
|
Resolved more lint errors in the rvvi synthesized hardware.
|
2024-07-23 12:23:04 -05:00 |
|
Rose Thompson
|
42f2469ea7
|
Merge pull request #891 from davidharrishmc/dev
Increased covergen.py functional coverage to 87.6%
|
2024-07-23 09:34:13 -05:00 |
|
David Harris
|
a4a0a10879
|
Increased covergen.py functional coverage to 87.6%
|
2024-07-23 04:38:13 -07:00 |
|
Jordan Carlin
|
36ffeb2dca
|
Fix minimum scipy version for Ubuntu20.04
|
2024-07-23 01:03:10 -07:00 |
|
Jordan Carlin
|
d096e2e4f8
|
Fix python version for Ubuntu 20.04
|
2024-07-23 00:16:27 -07:00 |
|
Jordan Carlin
|
e4c38dd766
|
Add logs and reduce console output
|
2024-07-22 23:13:38 -07:00 |
|
Jordan Carlin
|
d045fb6662
|
Update python versions
|
2024-07-22 23:12:48 -07:00 |
|