Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-01 17:34:27 +00:00
Code Issues Packages Projects Releases Wiki Activity
3,906 Commits 4 Branches 2 Tags 53 MiB
5218865a7f
Commit Graph

3906 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Katherine Parry
3c1bea1104 removed warnings and took a mux out of the critical path 2022-07-12 18:32:17 -07:00
cturek
8d5081e8e9 little fix 2022-07-12 23:04:33 +00:00
cturek
b505ef135d Square root implemented 2022-07-12 22:45:54 +00:00
Katherine Parry
12a54161c0 found the bug in the store modification 2022-07-12 22:42:19 +00:00
Katherine Parry
18d7fee541 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally 2022-07-12 22:37:20 +00:00
cturek
8edf44063a C register and other various fixes 2022-07-12 22:18:56 +00:00
cturek
c60991f2bf On the fly conversion for square root 2022-07-12 02:21:38 +00:00
Katherine Parry
1267d33d3c forgot a file 2022-07-11 18:31:51 -07:00
Katherine Parry
ba339fc794 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2022-07-11 18:30:29 -07:00
Katherine Parry
bea4ec078d variable interations implemented in radix-4 divider 2022-07-11 18:30:21 -07:00
DTowersM
fe7d03a3da added some preliminary support for coremark XLEN=32, made sure rv64 not impacted 2022-07-11 21:13:09 +00:00
DTowersM
cd2e32bcba switched coremark to 10 iterations 2022-07-11 17:20:38 +00:00
David Harris
03a20610aa added comment about checking SRAM size 2022-07-10 12:48:51 +00:00
David Harris
d1a7832dd9 added comment about RAMs in cacheway 2022-07-10 12:47:34 +00:00
David Harris
f6a22e19b6 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally 2022-07-10 03:18:30 +00:00
Madeleine Masser-Frye
9bb01bc6f4 improved command line synth functionality 2022-07-09 04:51:23 +00:00
Madeleine Masser-Frye
e33ab9e515 explanations and modifications for general ppa use 2022-07-09 03:24:47 +00:00
Madeleine Masser-Frye
6f42b88d73 syntheses now write alib in their own directories 2022-07-09 02:40:41 +00:00
Katherine Parry
62205ebb3b renamed FLoad2 to FStore2 2022-07-09 00:26:45 +00:00
Katherine Parry
97e7e619d9 moved fpu ieu write data mux to lsu 2022-07-08 23:56:57 +00:00
Madeleine Masser-Frye
5e6fcb6ea0 remove outdated scripts 2022-07-08 22:52:53 +00:00
Madeleine Masser-Frye
7517befbdd tweaks to run synth without error 2022-07-08 22:52:10 +00:00
Madeleine Masser-Frye
8004712c75 cleaned up old commands and commented 2022-07-08 22:39:53 +00:00
Madeleine Masser-Frye
6f5ff93169 condensed cleanup, changed bpred_size to 4, moved synth hdl into own directory 2022-07-08 22:29:18 +00:00
Madeleine Masser-Frye
19b4d51d9c told dc to look in synth directory for hdl and WORK 2022-07-08 22:16:34 +00:00
David Harris
4f8f154ad6 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally 2022-07-08 22:00:53 +00:00
David Harris
42e18e9a21 CoreMark makefile and printing improvements 2022-07-08 22:00:50 +00:00
cturek
0dc30a0acf F Selection 2022-07-08 21:53:52 +00:00
DTowersM
5c14c97e49 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into HEAD 2022-07-08 21:25:58 +00:00
DTowersM
55e1bd6c77 added PORT_CFLAGS and some WIP 32bit support 2022-07-08 21:25:52 +00:00
Madeleine Masser-Frye
c4c6512c7f Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally 2022-07-08 20:42:04 +00:00
Madeleine Masser-Frye
510b3f33cb made parallel synthesis in python command line based 2022-07-08 20:41:59 +00:00
Katherine Parry
c56fdd7e0f Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2022-07-08 12:30:50 -07:00
Katherine Parry
88b4f9b40a renamed signals in cvt and prostproc 2022-07-08 12:30:43 -07:00
James Stine
99fed5d59f Update SRAM to /proj/wally 2022-07-08 08:09:55 -05:00
slmnemo
e190aeb14b Fixed error in gpio test 2022-07-08 02:27:16 -07:00
David Harris
8be1dafbd6 Removed testbench code that ignores mismatch on zero signatures 2022-07-08 09:17:31 +00:00
David Harris
87ea95e6c5 erge branch 'main' of https://github.com/davidharrishmc/riscv-wally 2022-07-08 09:09:07 +00:00
David Harris
5ae88dbef0 Moved HWSTRB to ahblite, factored out of peripherals. Moved old AHB peripherals to unusedsrc 2022-07-08 09:09:02 +00:00
David Harris
96cc66d151 Adjusting byte writes to RAM 2022-07-08 08:45:21 +00:00
David Harris
38ef8eebbb Removed subwordwrite mention in cache because sww is needed to replicate data across byte enables 2022-07-08 08:44:37 +00:00
David Harris
234175f236 Removed unused swbytemask from CLINT 2022-07-08 08:43:24 +00:00
Madeleine Masser-Frye
5608cf327a Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally 2022-07-08 08:02:19 +00:00
Madeleine Masser-Frye
b37c0adab6 made wally synth flow shell based 2022-07-08 08:02:11 +00:00
Madeleine Masser-Frye
152c9fa0f3 restore flatten 2022-07-08 08:01:10 +00:00
David Harris
eba518625d makefile 2022-07-07 16:43:03 -07:00
David Harris
7ef87777c1 CoreMark makefile tuning 2022-07-07 16:42:30 -07:00
Katherine Parry
b67792086c moved unsused division code again 2022-07-07 16:41:26 -07:00
cturek
ccc97d6fee Sqrt exponents 2022-07-07 23:34:56 +00:00
Katherine Parry
2e772dee69 Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally into main 2022-07-07 16:29:44 -07:00