David Harris
|
302a7fa294
|
Extended HADDR to PA_BITS
|
2022-08-25 13:11:36 -07:00 |
|
David Harris
|
07225cabb7
|
Fixed brom name
|
2022-08-25 12:48:00 -07:00 |
|
David Harris
|
1226b2889e
|
ahblite cleanup
|
2022-08-25 12:44:25 -07:00 |
|
David Harris
|
bc0c7d0cd8
|
Cleaned up SelBusWord
|
2022-08-25 11:18:13 -07:00 |
|
David Harris
|
c442dea173
|
Removed M sufix from busdp signals
|
2022-08-25 11:13:01 -07:00 |
|
David Harris
|
48f346baf8
|
Renamed LSUFunct3M to Funct3 in busdp
|
2022-08-25 11:08:12 -07:00 |
|
David Harris
|
9bada9c14a
|
Renaming LSU signals from busdp
|
2022-08-25 11:05:10 -07:00 |
|
David Harris
|
3ba961d1a8
|
renamed BusBuffer to FetchBuffer
|
2022-08-25 10:44:39 -07:00 |
|
David Harris
|
dda3b441d7
|
Continued busdp/ebu simplification
|
2022-08-25 10:20:02 -07:00 |
|
David Harris
|
19fe6d106c
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-25 09:52:49 -07:00 |
|
David Harris
|
aba914ea5e
|
Renamed AHB signals coming out of LSU to LSH_<AHBNAME>
|
2022-08-25 09:52:08 -07:00 |
|
Ross Thompson
|
01a7718471
|
Added generate around ebu.
|
2022-08-25 09:24:13 -05:00 |
|
Ross Thompson
|
ad485fe591
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-25 09:03:34 -05:00 |
|
Ross Thompson
|
701324eeb8
|
Updated ila signals.
Improve fpga wave config.
added back in the fpga preload.
|
2022-08-25 09:03:29 -05:00 |
|
David Harris
|
ae0702d129
|
Renamed DCache to Cache in busdp/busfsm signal interface
|
2022-08-25 06:21:22 -07:00 |
|
David Harris
|
3500286803
|
Cleanup typos
|
2022-08-25 04:32:19 -07:00 |
|
David Harris
|
db5c941d6f
|
Minor name cleanups
|
2022-08-25 04:28:25 -07:00 |
|
David Harris
|
1206b388c7
|
Replaced dtim with rom-based IROM in IFU. Moved cache control signals out of DTIM and IROM
|
2022-08-25 04:06:27 -07:00 |
|
David Harris
|
f7209627c2
|
removed simpleram and modified dtim to use bram1p1rw
|
2022-08-25 03:39:57 -07:00 |
|
David Harris
|
562be633ab
|
Stripped write capaibilty out of rom_ahb
|
2022-08-24 17:23:08 -07:00 |
|
David Harris
|
a131e1f17a
|
Added ROM module and moved memories into generic/mem
|
2022-08-24 17:03:22 -07:00 |
|
David Harris
|
6785644fb8
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-24 16:30:28 -07:00 |
|
David Harris
|
b21b91234b
|
Ram cleanup
|
2022-08-24 16:30:25 -07:00 |
|
Ross Thompson
|
d10edfa5e0
|
No longer need wally-pipelined-fpga.do.
|
2022-08-24 18:10:45 -05:00 |
|
Ross Thompson
|
769af32f2a
|
Renamed RAM to UNCORE_RAM.
|
2022-08-24 18:09:07 -05:00 |
|
Ross Thompson
|
fc22e807e2
|
Merged testbench-fpga into testbench.
Modified SDC to simplify LimitTimers. LimitTimers needs to be 0 for implmementation and 1 for simulation.
|
2022-08-24 17:52:25 -05:00 |
|
Ross Thompson
|
4a371b6829
|
added SD card and external ram to common testbench.
|
2022-08-24 13:27:18 -05:00 |
|
Ross Thompson
|
d23b309e0d
|
Fixed lint errors with bram wrapper.
|
2022-08-24 13:19:23 -05:00 |
|
Ross Thompson
|
51adf6cba9
|
Modified the lsu/ifu memory configurations.
|
2022-08-24 12:35:15 -05:00 |
|
David Harris
|
bcb52acfba
|
bram synthesis test
|
2022-08-23 19:34:45 -07:00 |
|
David Harris
|
3fdcc363d5
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-08-24 00:09:20 +00:00 |
|
David Harris
|
1acbbbbad9
|
Rolled back synth scripts to fff91ae commit before Madeleine's modifications to write config files; the modified version is failing right away with trouble copying configs
|
2022-08-24 00:09:16 +00:00 |
|
Ross Thompson
|
e671291c72
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-23 18:57:43 -05:00 |
|
Ross Thompson
|
e4cbb43c67
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-23 18:52:15 -05:00 |
|
Ross Thompson
|
642dc170d7
|
Found small bug in busfsm which was issuing 1 extra memory read after each cache line fetch. Does not appear to have translated to an extra read out of ahblite.
|
2022-08-23 18:51:11 -05:00 |
|
David Harris
|
5eebd521c5
|
Fixed FPU-IEU forwarding stall
|
2022-08-23 14:14:41 -07:00 |
|
David Harris
|
d72068d582
|
Only stall FPU to IEU on convert instructions with dependencies
|
2022-08-23 12:57:18 -07:00 |
|
David Harris
|
05aa18fe14
|
Cleaned up fcvt selection control to IEU and FPUIllegalInst signals
|
2022-08-23 12:17:19 -07:00 |
|
David Harris
|
d19fc99bf0
|
Simplify IEU-FP datapath
|
2022-08-23 11:16:36 -07:00 |
|
David Harris
|
f72d07adce
|
Improved illegal instruction checking in FPU
|
2022-08-23 11:08:02 -07:00 |
|
David Harris
|
c61dba6192
|
Fixed LSU typos
|
2022-08-23 10:23:08 -07:00 |
|
David Harris
|
2a1bd53663
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-23 10:14:59 -07:00 |
|
David Harris
|
029aecabf7
|
typo in srtfsm
|
2022-08-23 10:14:54 -07:00 |
|
Katherine Parry
|
fe0c6afe58
|
Merge branch 'main' of https://github.com/davidharrishmc/riscv-wally
|
2022-08-23 16:36:32 +00:00 |
|
Katherine Parry
|
4e33ead413
|
renamed rounding bits to L,G,R,S and fixed lint warning
|
2022-08-23 16:36:20 +00:00 |
|
Ross Thompson
|
8d4301e2f6
|
Merge branch 'main' of github.com:davidharrishmc/riscv-wally into main
|
2022-08-23 11:15:04 -05:00 |
|
Ross Thompson
|
20ba6fd19c
|
Reversed order of supported sized in adrdecs.
|
2022-08-23 11:14:53 -05:00 |
|
Ross Thompson
|
5efec3b1f3
|
Replaced FPU data replicaiton on WriteData bus with 0 extention.
|
2022-08-23 10:46:03 -05:00 |
|
Ross Thompson
|
aa5cbab0d8
|
Replaced LSU data replication with 0 extention.
|
2022-08-23 10:43:47 -05:00 |
|
Ross Thompson
|
3b07584403
|
Updated the names of the *WriteDataM inside the LSU to more meaningful names.
Moved the FWriteDataMux so that the bus and dtim both get fpu stores.
Modified the PMA to disallow double sized reads when XLEN=32.
|
2022-08-23 10:34:39 -05:00 |
|