Rose Thompson
f20b82b14e
Moved all rvvi files to rvvi directory.
2024-07-23 13:03:21 -05:00
Rose Thompson
d706b5b898
Fixed bus width error. Have to check this FPGA to make sure this didn't break anything.
2024-07-23 12:26:03 -05:00
Rose Thompson
b30656447f
Resolved more lint errors in the rvvi synthesized hardware.
2024-07-23 12:23:04 -05:00
Rose Thompson
ebd8082508
Merge pull request #891 from davidharrishmc/dev
...
Increased covergen.py functional coverage to 87.6%
2024-07-23 09:34:13 -05:00
David Harris
b7fb786749
Increased covergen.py functional coverage to 87.6%
2024-07-23 04:38:13 -07:00
Rose Thompson
c6c2240630
Merge branch 'main' of https://github.com/openhwgroup/cvw
2024-07-22 17:48:34 -05:00
Rose Thompson
5381e1f395
Updated for a better ILA rvvi debugger.
2024-07-22 17:44:04 -05:00
Jacob Pease
ef1f55626c
Added sd_cmd and utility SPI functions.
2024-07-22 16:57:04 -05:00
Rose Thompson
3c06556833
Updated the verilog-ethernet repo to remove most of the warnings. Updated the fpga constraints so the ILA is more useful when using RVVI.
2024-07-22 16:12:06 -05:00
Jacob Pease
c50df29e58
Merge branch 'main' of github.com:openhwgroup/cvw into spiboot
2024-07-22 13:06:05 -05:00
Jacob Pease
4585ad8891
Added new SDC clock constraint.
2024-07-22 13:05:16 -05:00
Jacob Pease
a722c3c0a1
Removed the old SDC. Added a second SPI peripheral that now will be used to control the SD card. SPI peripheral now outputs SPICLK. Removed references to the now non-existent external SDC in uncore. Removed all of the AXI Xilinx IP.
2024-07-22 12:36:39 -05:00
Rose Thompson
35e69944fa
Cleaned up rvvisynth.sv
2024-07-22 12:22:41 -05:00
Rose Thompson
efa99940c5
Added option to use rvvi ila
2024-07-22 12:19:37 -05:00
Rose Thompson
02f108345a
Merge branch 'rvvi'
2024-07-22 12:01:01 -05:00
Rose Thompson
4695e25a4c
Merge pull request #890 from davidharrishmc/dev
...
Fixed argument name in regression-wally
2024-07-22 12:00:25 -05:00
David Harris
db2614f573
Fixed argument name in regression-wally
2024-07-22 09:19:56 -07:00
Rose Thompson
8f1450c3db
Merge pull request #889 from davidharrishmc/dev
...
Functional coverage improvements, fix WARL bug on MTVEC/STVEC
2024-07-22 10:59:16 -05:00
David Harris
a9fd6e6cfb
Added more RV64I coverage generation
2024-07-22 08:52:19 -07:00
Rose Thompson
24609f0b7f
Now have configurations to switch between supporting RVVI over ethernet.
2024-07-22 10:51:13 -05:00
David Harris
bf9442c5a5
Added QuestaFunctCoverage to merge functional coverage reports
2024-07-22 08:49:54 -07:00
David Harris
13f1aa1ebf
Fixed WARL bug on MTVEC/STVEC alignment to 64 in vectored mode
2024-07-22 08:45:08 -07:00
Rose Thompson
a8f293c61a
Merge branch 'main' of https://github.com/openhwgroup/cvw
2024-07-22 10:01:33 -05:00
Jacob Pease
5f4d4648fa
Merge branch 'main' of github.com:openhwgroup/cvw into spiboot
2024-07-22 01:21:15 -05:00
Jacob Pease
b6fac581f7
Corrected the CRC7 code with the right sequence of instructions.
2024-07-22 01:19:10 -05:00
David Harris
0781a32991
Removed more obsolete imperas scripts
2024-07-21 19:47:23 -07:00
David Harris
d6be3bdc4e
Fixed makefile log typo
2024-07-21 19:47:00 -07:00
David Harris
6ca7845c93
Fixed hazard and rd_maxval coverage generation
2024-07-21 19:46:30 -07:00
David Harris
e8caf1717d
Removed outdated wally-imperas files
2024-07-21 19:45:22 -07:00
Jordan Carlin
4859f73ef0
Merge pull request #888 from davidharrishmc/dev
2024-07-21 12:04:29 -07:00
David Harris
f5f8a6c50c
Disable misaligned accesses in imperas configuration and check misaligned support requires D$
2024-07-21 08:26:07 -07:00
Jacob Pease
cc32e90f66
Added inital spi based sd card code. Working on CRC7 code that works.
2024-07-20 14:00:43 -05:00
Rose Thompson
00840e4893
Made the fpga top level configurable between rvvi synth and not.
2024-07-19 17:35:30 -05:00
Rose Thompson
9471dcd296
Refactored the fpga and testbench so the RVVI can be synthesized cleanly and simulated without any major code changes.
...
Adds three new configuration parameters to control enabling the RVVI packetizer and how much latency should exist between packets and the initial startup delay.
2024-07-19 17:08:47 -05:00
Rose Thompson
0d40b8c933
Cleanup in prep to merge the rvvi branch into main.
2024-07-19 15:48:20 -05:00
Rose Thompson
ce2cc48642
Updated verilog-ethernet to be compatible with wally.
2024-07-19 13:36:26 -05:00
Rose Thompson
a324e79b6f
Updated the ethernet frame gap for a faster computer.
2024-07-19 13:12:13 -05:00
Rose Thompson
9c1779a2d5
Added some documenation about sparse-checkout for verilog-ethernet submodule.
2024-07-19 13:11:48 -05:00
Jacob Pease
6018ab82ab
Added tentative spi_send_byte function.
2024-07-19 12:30:32 -05:00
Jacob Pease
5123a43ba2
Added initial spi code to fpga/zsbl
2024-07-19 11:35:12 -05:00
Rose Thompson
6aaa77dae0
Merge pull request #887 from davidharrishmc/dev
...
Fully decode decompressed instructions, including hints and illegal registers/immediates
2024-07-19 09:23:36 -05:00
David Harris
12c8449275
Detect illegal compressed immediates, hints
2024-07-18 22:48:32 -07:00
David Harris
bd1658754f
Neatly formatted decompress.sv
2024-07-18 22:01:43 -07:00
David Harris
a4e84d6f15
Modified decompressor to look for illegal x0 values and hints
2024-07-18 21:38:17 -07:00
Rose Thompson
79d0cb96c2
Added verilog-ethernet as a submodule. Hoping we can make use of sparse-checkout as there are so many files in this repo.
2024-07-18 18:22:26 -05:00
David Harris
1637f4f1e3
Check legal compressed nonzero destination registers, add c.nop decoding
2024-07-18 09:30:16 -07:00
David Harris
566583639d
Refactored decompression to use simpler default illegal instruction
2024-07-18 08:26:58 -07:00
Rose Thompson
3d8adabe34
Merge branch 'main' of https://github.com/openhwgroup/cvw
2024-07-18 09:38:20 -05:00
David Harris
464b6ff72f
Converted regression-wally to use argparse
2024-07-17 06:04:21 -07:00
Rose Thompson
46538e3dac
Merge pull request #884 from davidharrishmc/dev
...
Attempt on functional coverage
2024-07-16 18:42:19 -05:00
