mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-03 02:05:21 +00:00
Fixed testbench_imperas.sv
This commit is contained in:
parent
b22350fcd7
commit
ac0b1fbdb7
@ -60,6 +60,7 @@ module testbench;
|
|||||||
|
|
||||||
logic [P.AHBW-1:0] HRDATAEXT;
|
logic [P.AHBW-1:0] HRDATAEXT;
|
||||||
logic HREADYEXT, HRESPEXT;
|
logic HREADYEXT, HRESPEXT;
|
||||||
|
logic HSELEXTSDC;
|
||||||
logic [P.PA_BITS-1:0] HADDR;
|
logic [P.PA_BITS-1:0] HADDR;
|
||||||
logic [P.AHBW-1:0] HWDATA;
|
logic [P.AHBW-1:0] HWDATA;
|
||||||
logic [P.XLEN/8-1:0] HWSTRB;
|
logic [P.XLEN/8-1:0] HWSTRB;
|
||||||
@ -81,13 +82,7 @@ module testbench;
|
|||||||
logic [31:0] GPIOIN, GPIOOUT, GPIOEN;
|
logic [31:0] GPIOIN, GPIOOUT, GPIOEN;
|
||||||
logic UARTSin, UARTSout;
|
logic UARTSin, UARTSout;
|
||||||
|
|
||||||
logic SDCCLK;
|
logic SDCIntr;
|
||||||
logic SDCCmdIn;
|
|
||||||
logic SDCCmdOut;
|
|
||||||
logic SDCCmdOE;
|
|
||||||
logic [3:0] SDCDatIn;
|
|
||||||
tri1 [3:0] SDCDat;
|
|
||||||
tri1 SDCCmd;
|
|
||||||
|
|
||||||
logic HREADY;
|
logic HREADY;
|
||||||
logic HSELEXT;
|
logic HSELEXT;
|
||||||
@ -239,6 +234,8 @@ module testbench;
|
|||||||
end
|
end
|
||||||
|
|
||||||
if(P.FPGA) begin : sdcard
|
if(P.FPGA) begin : sdcard
|
||||||
|
// *** fix later
|
||||||
|
/* -----\/----- EXCLUDED -----\/-----
|
||||||
sdModel sdcard
|
sdModel sdcard
|
||||||
(.sdClk(SDCCLK),
|
(.sdClk(SDCCLK),
|
||||||
.cmd(SDCCmd),
|
.cmd(SDCCmd),
|
||||||
@ -247,15 +244,16 @@ module testbench;
|
|||||||
assign SDCCmd = SDCCmdOE ? SDCCmdOut : 1'bz;
|
assign SDCCmd = SDCCmdOE ? SDCCmdOut : 1'bz;
|
||||||
assign SDCCmdIn = SDCCmd;
|
assign SDCCmdIn = SDCCmd;
|
||||||
assign SDCDatIn = SDCDat;
|
assign SDCDatIn = SDCDat;
|
||||||
|
-----/\----- EXCLUDED -----/\----- */
|
||||||
|
assign SDCIntr = '0;
|
||||||
end else begin
|
end else begin
|
||||||
assign SDCCmd = '0;
|
assign SDCIntr = '0;
|
||||||
assign SDCDat = '0;
|
|
||||||
end
|
end
|
||||||
|
|
||||||
wallypipelinedsoc #(P) dut(.clk, .reset_ext, .reset, .HRDATAEXT,.HREADYEXT, .HRESPEXT,.HSELEXT,
|
wallypipelinedsoc #(P) dut(.clk, .reset_ext, .reset, .HRDATAEXT, .HREADYEXT, .HRESPEXT, .HSELEXT, .HSELEXTSDC,
|
||||||
.HCLK, .HRESETn, .HADDR, .HWDATA, .HWSTRB, .HWRITE, .HSIZE, .HBURST, .HPROT,
|
.HCLK, .HRESETn, .HADDR, .HWDATA, .HWSTRB, .HWRITE, .HSIZE, .HBURST, .HPROT,
|
||||||
.HTRANS, .HMASTLOCK, .HREADY, .TIMECLK(1'b0), .GPIOIN, .GPIOOUT, .GPIOEN,
|
.HTRANS, .HMASTLOCK, .HREADY, .TIMECLK(1'b0), .GPIOIN, .GPIOOUT, .GPIOEN,
|
||||||
.UARTSin, .UARTSout, .SDCCmdIn, .SDCCmdOut, .SDCCmdOE, .SDCDatIn, .SDCCLK);
|
.UARTSin, .UARTSout, .SDCIntr);
|
||||||
|
|
||||||
// Track names of instructions
|
// Track names of instructions
|
||||||
instrTrackerTB it(clk, reset, dut.core.ieu.dp.FlushE,
|
instrTrackerTB it(clk, reset, dut.core.ieu.dp.FlushE,
|
||||||
|
Loading…
Reference in New Issue
Block a user