fixed initial value, timing on fs bits changing after floating point instruction

This commit is contained in:
Kip Macsai-Goren 2022-04-25 19:17:29 +00:00
parent 7e6fefb2d9
commit 8ad920fcb3

View File

@ -111,7 +111,7 @@ module csrsr (
STATUS_MXR_INT <= #1 0;
STATUS_SUM_INT <= #1 0;
STATUS_MPRV_INT <= #1 0; // Per Priv 3.3
STATUS_FS_INT <= #1 0;
STATUS_FS_INT <= #1 `F_SUPPORTED ? 2'b01 : 2'b00;
STATUS_MPP <= #1 0; //`M_MODE;
STATUS_SPP <= #1 0; //1'b1;
STATUS_MPIE <= #1 0; //1;