Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

more lint fixes

Browse Source
This commit is contained in:
Kevin Kim 2023-05-21 14:05:57 -07:00
parent c9f758b240
commit 70fc32104e
2 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/fpu/divremsqrt/divremsqrtpostprocess.sv
View File

@ -145,7 +145,7 @@ module divremsqrtpostprocess (
// round to nearest max magnitude // round to nearest max magnitude
// calulate result sign used in rounding unit // calulate result sign used in rounding unit
divremsqrtroundsign roundsign( .DivOp, .Sqrt, .Xs, .Ys, , .Ms); divremsqrtroundsign roundsign( .DivOp, .Sqrt, .Xs, .Ys, Ms);
divremsqrtround round(.OutFmt, .Frm, .Plus1, .Qe, divremsqrtround round(.OutFmt, .Frm, .Plus1, .Qe,
.Ms, .Mf, .DivSticky, .DivOp, .UfPlus1, .FullRe, .Rf, .Re, .Sticky, .Round, .Guard, .Me); .Ms, .Mf, .DivSticky, .DivOp, .UfPlus1, .FullRe, .Rf, .Re, .Sticky, .Round, .Guard, .Me);

3
src/fpu/divremsqrt/drsu.sv
View File

@ -77,6 +77,9 @@ module drsu(
logic NegQuotM, ALTBM, AsM, W64M; // Special handling for postprocessor logic NegQuotM, ALTBM, AsM, W64M; // Special handling for postprocessor
logic [`XLEN-1:0] AM; // Original Numerator for postprocessor logic [`XLEN-1:0] AM; // Original Numerator for postprocessor
logic ISpecialCaseE; // Integer div/remainder special cases logic ISpecialCaseE; // Integer div/remainder special cases
logic [`DIVb:0] QmM;
logic [`NE+1:0] QeM;
logic DivStickyM;
divremsqrt divremsqrt(.clk, .reset, .XsE, .FmtE, .XmE, .YmE, divremsqrt divremsqrt(.clk, .reset, .XsE, .FmtE, .XmE, .YmE,
.XeE, .YeE, .SqrtE, .SqrtM, .XeE, .YeE, .SqrtE, .SqrtM,