cvw/src/ieu/bmu/zbb.sv

54 lines
2.2 KiB
Systemverilog
Raw Normal View History

///////////////////////////////////////////
// zbb.sv
//
// Written: Kevin Kim <kekim@hmc.edu> and Kip Macsai-Goren <kmacsaigoren@hmc.edu>
// Created: 2 February 2023
2023-03-06 13:41:53 +00:00
// Modified: March 6 2023
//
2023-03-06 13:41:53 +00:00
// Purpose: RISC-V ZBB top level unit
//
// Documentation: RISC-V System on Chip Design Chapter 15
//
// A component of the CORE-V-WALLY configurable RISC-V project.
//
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
//
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
// may obtain a copy of the License at
//
// https://solderpad.org/licenses/SHL-2.1/
//
// Unless required by applicable law or agreed to in writing, any work distributed under the
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
// either express or implied. See the License for the specific language governing permissions
// and limitations under the License.
////////////////////////////////////////////////////////////////////////////////////////////////
`include "wally-config.vh"
module zbb #(parameter WIDTH=32) (
2023-03-05 22:26:24 +00:00
input logic [WIDTH-1:0] A, RevA, B, // Operands
2023-02-05 16:50:13 +00:00
input logic W64, // Indicates word operation
input logic lt, // lt flag
2023-02-19 03:44:14 +00:00
input logic [2:0] ZBBSelect, // Indicates word operation
2023-02-05 16:50:13 +00:00
output logic [WIDTH-1:0] ZBBResult); // ZBB result
2023-03-06 13:52:08 +00:00
logic [WIDTH-1:0] CntResult; // count result
2023-03-22 17:34:17 +00:00
logic [WIDTH-1:0] MinMaxResult; // min,max result
2023-03-06 13:52:08 +00:00
logic [WIDTH-1:0] ByteResult; // byte results
logic [WIDTH-1:0] ExtResult; // sign/zero extend results
2023-03-05 22:26:24 +00:00
2023-03-22 17:25:54 +00:00
cnt #(WIDTH) cnt(.A, .RevA, .B(B[4:0]), .W64, .CntResult);
byteUnit #(WIDTH) bu(.A, .ByteSelect(B[0]), .ByteResult);
ext #(WIDTH) ext(.A, .ExtSelect({~B[2], {B[2] & B[0]}}), .ExtResult);
2023-03-22 17:25:54 +00:00
// ZBBSelect[2] differentiates between min(u) vs max(u) instruction
mux2 #(WIDTH) minmaxmux(B, A, lt^ZBBSelect[2], MinMaxResult);
2023-03-05 22:57:30 +00:00
// ZBB Result select mux
2023-03-22 17:25:54 +00:00
mux4 #(WIDTH) zbbresultmux(CntResult, ExtResult, ByteResult, MinMaxResult, ZBBSelect[1:0], ZBBResult);
endmodule