2023-02-03 05:40:38 +00:00
|
|
|
|
|
|
|
///////////////////////////////////////////
|
|
|
|
// zbb.sv
|
|
|
|
//
|
|
|
|
// Written: Kevin Kim <kekim@hmc.edu> and Kip Macsai-Goren <kmacsaigoren@hmc.edu>
|
|
|
|
// Created: 2 February 2023
|
2023-03-06 13:41:53 +00:00
|
|
|
// Modified: March 6 2023
|
2023-02-03 05:40:38 +00:00
|
|
|
//
|
2023-03-06 13:41:53 +00:00
|
|
|
// Purpose: RISC-V ZBB top level unit
|
2023-02-03 05:40:38 +00:00
|
|
|
//
|
|
|
|
// Documentation: RISC-V System on Chip Design Chapter ***
|
|
|
|
//
|
|
|
|
// A component of the CORE-V-WALLY configurable RISC-V project.
|
|
|
|
//
|
|
|
|
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
|
|
|
|
//
|
|
|
|
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
|
|
|
|
//
|
|
|
|
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
|
|
|
|
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
|
|
|
|
// may obtain a copy of the License at
|
|
|
|
//
|
|
|
|
// https://solderpad.org/licenses/SHL-2.1/
|
|
|
|
//
|
|
|
|
// Unless required by applicable law or agreed to in writing, any work distributed under the
|
|
|
|
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
|
|
|
|
// either express or implied. See the License for the specific language governing permissions
|
|
|
|
// and limitations under the License.
|
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
|
|
|
|
|
|
|
`include "wally-config.vh"
|
|
|
|
|
|
|
|
module zbb #(parameter WIDTH=32) (
|
2023-03-05 22:26:24 +00:00
|
|
|
input logic [WIDTH-1:0] A, RevA, B, // Operands
|
2023-02-19 03:56:54 +00:00
|
|
|
input logic [WIDTH-1:0] ALUResult, // ALU Result
|
2023-02-05 16:50:13 +00:00
|
|
|
input logic W64, // Indicates word operation
|
2023-02-19 06:12:55 +00:00
|
|
|
input logic lt, // lt flag
|
2023-02-19 03:44:14 +00:00
|
|
|
input logic [2:0] ZBBSelect, // Indicates word operation
|
2023-02-05 16:50:13 +00:00
|
|
|
output logic [WIDTH-1:0] ZBBResult); // ZBB result
|
2023-02-19 06:12:55 +00:00
|
|
|
|
2023-03-06 13:52:08 +00:00
|
|
|
logic [WIDTH-1:0] CntResult; // count result
|
|
|
|
logic [WIDTH-1:0] MinResult,MaxResult; // min,max result
|
|
|
|
logic [WIDTH-1:0] ByteResult; // byte results
|
|
|
|
logic [WIDTH-1:0] ExtResult; // sign/zero extend results
|
2023-03-05 22:26:24 +00:00
|
|
|
|
|
|
|
cnt #(WIDTH) cnt(.A(A), .RevA(RevA), .B(B[4:0]), .W64(W64), .CntResult(CntResult));
|
2023-03-02 19:36:12 +00:00
|
|
|
byteUnit #(WIDTH) bu(.A(A), .ByteSelect(B[0]), .ByteResult(ByteResult));
|
2023-03-05 23:20:48 +00:00
|
|
|
ext #(WIDTH) ext(.A(A), .ExtSelect({~B[2], {B[2] & B[0]}}), .ExtResult(ExtResult));
|
2023-02-03 05:40:38 +00:00
|
|
|
|
2023-03-20 16:37:57 +00:00
|
|
|
mux2 #(WIDTH) maxmux(A, B, lt, MaxResult);
|
|
|
|
mux2 #(WIDTH) minmux(B, A, lt, MinResult);
|
2023-02-19 06:12:55 +00:00
|
|
|
|
2023-03-05 22:57:30 +00:00
|
|
|
// ZBB Result select mux
|
|
|
|
mux5 #(WIDTH) zbbresultmux(CntResult, ExtResult, ByteResult, MinResult, MaxResult, ZBBSelect, ZBBResult);
|
2023-02-03 05:40:38 +00:00
|
|
|
endmodule
|