2021-01-15 04:37:51 +00:00
|
|
|
///////////////////////////////////////////
|
2021-01-29 04:21:12 +00:00
|
|
|
// privdec.sv
|
2021-01-15 04:37:51 +00:00
|
|
|
//
|
|
|
|
// Written: David_Harris@hmc.edu 9 January 2021
|
|
|
|
// Modified:
|
|
|
|
//
|
|
|
|
// Purpose: Decode Privileged & related instructions
|
|
|
|
// See RISC-V Privileged Mode Specification 20190608 3.1.10-11
|
|
|
|
//
|
2023-01-11 23:15:08 +00:00
|
|
|
// A component of the CORE-V-WALLY configurable RISC-V project.
|
2021-01-15 04:37:51 +00:00
|
|
|
//
|
2023-01-10 19:35:20 +00:00
|
|
|
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
|
2021-01-15 04:37:51 +00:00
|
|
|
//
|
2023-01-10 19:35:20 +00:00
|
|
|
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
|
2021-01-15 04:37:51 +00:00
|
|
|
//
|
2023-01-10 19:35:20 +00:00
|
|
|
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
|
|
|
|
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
|
|
|
|
// may obtain a copy of the License at
|
2021-01-15 04:37:51 +00:00
|
|
|
//
|
2023-01-10 19:35:20 +00:00
|
|
|
// https://solderpad.org/licenses/SHL-2.1/
|
|
|
|
//
|
|
|
|
// Unless required by applicable law or agreed to in writing, any work distributed under the
|
|
|
|
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
|
|
|
|
// either express or implied. See the License for the specific language governing permissions
|
|
|
|
// and limitations under the License.
|
2022-01-07 12:58:40 +00:00
|
|
|
////////////////////////////////////////////////////////////////////////////////////////////////
|
2021-01-15 04:37:51 +00:00
|
|
|
|
2021-01-23 15:48:12 +00:00
|
|
|
`include "wally-config.vh"
|
2021-01-15 04:37:51 +00:00
|
|
|
|
2021-01-29 04:21:12 +00:00
|
|
|
module privdec (
|
2022-05-12 16:22:39 +00:00
|
|
|
input logic clk, reset,
|
2022-05-12 16:41:52 +00:00
|
|
|
input logic StallM,
|
2021-01-15 04:37:51 +00:00
|
|
|
input logic [31:20] InstrM,
|
2022-04-17 17:20:35 +00:00
|
|
|
input logic PrivilegedM, IllegalIEUInstrFaultM, IllegalCSRAccessM, IllegalFPUInstrM,
|
2021-01-15 04:37:51 +00:00
|
|
|
input logic [1:0] PrivilegeModeW,
|
2022-05-12 16:22:39 +00:00
|
|
|
input logic STATUS_TSR, STATUS_TVM, STATUS_TW,
|
2022-06-02 14:18:55 +00:00
|
|
|
output logic IllegalInstrFaultM,
|
2022-05-12 16:45:53 +00:00
|
|
|
output logic EcallFaultM, BreakpointFaultM,
|
|
|
|
output logic sretM, mretM, wfiM, sfencevmaM);
|
2021-01-15 04:37:51 +00:00
|
|
|
|
2022-08-23 19:17:19 +00:00
|
|
|
logic IllegalPrivilegedInstrM;
|
2022-05-12 16:22:39 +00:00
|
|
|
logic WFITimeoutM;
|
2022-05-12 16:41:52 +00:00
|
|
|
logic StallMQ;
|
2022-05-12 16:45:53 +00:00
|
|
|
logic ebreakM, ecallM;
|
2021-01-15 04:37:51 +00:00
|
|
|
|
2022-05-12 16:22:39 +00:00
|
|
|
///////////////////////////////////////////
|
2022-05-12 14:09:52 +00:00
|
|
|
// Decode privileged instructions
|
2022-05-12 16:22:39 +00:00
|
|
|
///////////////////////////////////////////
|
2021-07-04 15:39:59 +00:00
|
|
|
assign sretM = PrivilegedM & (InstrM[31:20] == 12'b000100000010) & `S_SUPPORTED &
|
2022-12-20 09:33:35 +00:00
|
|
|
(PrivilegeModeW == `M_MODE | PrivilegeModeW == `S_MODE & ~STATUS_TSR);
|
2021-07-04 15:39:59 +00:00
|
|
|
assign mretM = PrivilegedM & (InstrM[31:20] == 12'b001100000010) & (PrivilegeModeW == `M_MODE);
|
2021-01-15 04:37:51 +00:00
|
|
|
assign ecallM = PrivilegedM & (InstrM[31:20] == 12'b000000000000);
|
|
|
|
assign ebreakM = PrivilegedM & (InstrM[31:20] == 12'b000000000001);
|
|
|
|
assign wfiM = PrivilegedM & (InstrM[31:20] == 12'b000100000101);
|
2022-05-05 15:15:02 +00:00
|
|
|
assign sfencevmaM = PrivilegedM & (InstrM[31:25] == 7'b0001001) &
|
|
|
|
(PrivilegeModeW == `M_MODE | (PrivilegeModeW == `S_MODE & ~STATUS_TVM));
|
2022-05-12 14:09:52 +00:00
|
|
|
|
2022-05-12 16:22:39 +00:00
|
|
|
///////////////////////////////////////////
|
|
|
|
// WFI timeout Privileged Spec 3.1.6.5
|
|
|
|
///////////////////////////////////////////
|
|
|
|
if (`U_SUPPORTED) begin:wfi
|
|
|
|
logic [`WFI_TIMEOUT_BIT:0] WFICount, WFICountPlus1;
|
|
|
|
assign WFICountPlus1 = WFICount + 1;
|
|
|
|
floprc #(`WFI_TIMEOUT_BIT+1) wficountreg(clk, reset, ~wfiM, WFICountPlus1, WFICount); // count while in WFI
|
|
|
|
assign WFITimeoutM = ((STATUS_TW & PrivilegeModeW != `M_MODE) | (`S_SUPPORTED & PrivilegeModeW == `U_MODE)) & WFICount[`WFI_TIMEOUT_BIT];
|
|
|
|
end else assign WFITimeoutM = 0;
|
2022-05-12 16:41:52 +00:00
|
|
|
|
2022-05-12 16:45:53 +00:00
|
|
|
///////////////////////////////////////////
|
|
|
|
// Extract exceptions by name and handle them
|
|
|
|
///////////////////////////////////////////
|
|
|
|
assign BreakpointFaultM = ebreakM; // could have other causes from a debugger
|
|
|
|
assign EcallFaultM = ecallM;
|
|
|
|
|
2022-05-12 16:41:52 +00:00
|
|
|
///////////////////////////////////////////
|
|
|
|
// sfence.vma causes TLB flushes
|
|
|
|
///////////////////////////////////////////
|
|
|
|
// sets ITLBFlush to pulse for one cycle of the sfence.vma instruction
|
|
|
|
// In this instr we want to flush the tlb and then do a pagetable walk to update the itlb and continue the program.
|
|
|
|
// But we're still in the stalled sfence instruction, so if itlbflushf == sfencevmaM, tlbflush would never drop and
|
|
|
|
// the tlbwrite would never take place after the pagetable walk. by adding in ~StallMQ, we are able to drop itlbflush
|
|
|
|
// after a cycle AND pulse it for another cycle on any further back-to-back sfences.
|
2022-06-02 14:18:55 +00:00
|
|
|
// flopr #(1) StallMReg(.clk, .reset, .d(StallM), .q(StallMQ));
|
|
|
|
// assign ITLBFlushF = sfencevmaM & ~StallMQ;
|
|
|
|
// assign DTLBFlushM = sfencevmaM;
|
2022-05-12 16:41:52 +00:00
|
|
|
|
2022-05-12 16:22:39 +00:00
|
|
|
///////////////////////////////////////////
|
2022-05-12 14:09:52 +00:00
|
|
|
// Fault on illegal instructions
|
2022-05-12 16:22:39 +00:00
|
|
|
///////////////////////////////////////////
|
2022-02-15 19:48:49 +00:00
|
|
|
assign IllegalPrivilegedInstrM = PrivilegedM & ~(sretM|mretM|ecallM|ebreakM|wfiM|sfencevmaM);
|
2022-08-23 19:17:19 +00:00
|
|
|
assign IllegalInstrFaultM = (IllegalIEUInstrFaultM & IllegalFPUInstrM) | IllegalPrivilegedInstrM | IllegalCSRAccessM |
|
2022-05-12 14:09:52 +00:00
|
|
|
WFITimeoutM;
|
2021-01-15 04:37:51 +00:00
|
|
|
endmodule
|