cvw/src/ieu/aes/galoismultforward8.sv

38 lines
1.4 KiB
Systemverilog
Raw Normal View History

///////////////////////////////////////////
// galoismultforward.sv
//
2024-03-04 21:23:11 +00:00
// Written: ryan.swann@okstate.edu, james.stine@okstate.edu, David_Harris@hmc.edu
// Created: 20 February 2024
//
// Purpose: Galois field operations for mix columns operation
//
// A component of the CORE-V-WALLY configurable RISC-V project.
// https://github.com/openhwgroup/cvw
//
// Copyright (C) 2021-24 Harvey Mudd College & Oklahoma State University
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
//
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
// may obtain a copy of the License at
//
// https://solderpad.org/licenses/SHL-2.1/
//
// Unless required by applicable law or agreed to in writing, any work distributed under the
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
// either express or implied. See the License for the specific language governing permissions
// and limitations under the License.
////////////////////////////////////////////////////////////////////////////////////////////////
2024-03-16 14:12:36 +00:00
module galoismultforward8(
input logic [7:0] a,
output logic [7:0] y
2024-03-11 03:36:29 +00:00
);
2024-03-04 21:23:11 +00:00
logic [7:0] leftshift;
assign leftshift = {a[6:0], 1'b0};
assign y = a[7] ? (leftshift ^ 8'b00011011) : leftshift;
2024-03-04 21:23:11 +00:00
endmodule