cvw/src/mmu/vm64check.sv

51 lines
1.8 KiB
Systemverilog
Raw Normal View History

2022-11-04 22:21:09 +00:00
///////////////////////////////////////////
// vm64check.sv
//
// Written: David_Harris@hmc.edu 4 November 2022
// Modified:
//
// Purpose: Check for good upper address bits in RV64 mode
//
2023-01-15 02:14:38 +00:00
// Documentation: RISC-V System on Chip Design Chapter 8
//
2023-01-11 23:15:08 +00:00
// A component of the CORE-V-WALLY configurable RISC-V project.
2022-11-04 22:21:09 +00:00
//
// Copyright (C) 2021-23 Harvey Mudd College & Oklahoma State University
2022-11-04 22:21:09 +00:00
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
2022-11-04 22:21:09 +00:00
//
// Licensed under the Solderpad Hardware License v 2.1 (the “License”); you may not use this file
// except in compliance with the License, or, at your option, the Apache License version 2.0. You
// may obtain a copy of the License at
2022-11-04 22:21:09 +00:00
//
// https://solderpad.org/licenses/SHL-2.1/
//
// Unless required by applicable law or agreed to in writing, any work distributed under the
// License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND,
// either express or implied. See the License for the specific language governing permissions
// and limitations under the License.
2022-11-04 22:21:09 +00:00
////////////////////////////////////////////////////////////////////////////////////////////////
`include "wally-config.vh"
module vm64check (
2023-01-15 02:27:53 +00:00
input logic [`SVMODE_BITS-1:0] SATP_MODE,
input logic [`XLEN-1:0] VAdr,
output logic SV39Mode,
output logic UpperBitsUnequalPageFault
2022-11-04 22:21:09 +00:00
);
2023-01-17 21:43:39 +00:00
if (`XLEN == 64) begin
assign SV39Mode = (SATP_MODE == `SV39);
2023-01-15 02:27:53 +00:00
2023-01-17 21:43:39 +00:00
// page fault if upper bits aren't all the same
logic eq_63_47, eq_46_38;
assign eq_46_38 = &(VAdr[46:38]) | ~|(VAdr[46:38]);
assign eq_63_47 = &(VAdr[63:47]) | ~|(VAdr[63:47]);
assign UpperBitsUnequalPageFault = SV39Mode ? ~(eq_63_47 & eq_46_38) : ~eq_63_47;
end else begin
assign SV39Mode = 0;
assign UpperBitsUnequalPageFault = 0;
end
2022-11-04 22:21:09 +00:00
endmodule