Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 13:04:28 +00:00
Code Issues Packages Projects Releases Wiki Activity
1117b90f40
cvw/.gitignore

39 lines
956 B
Plaintext
Raw Normal View History

Add the regression logs and new regression byproducts to the gitignore
2021-02-02 15:43:41 +00:00
**/work*
**/wally_*.log
More testbench setup work - Copy bare-bones testbench from E85 - have testbench instantiate a wallypipelinedhart so we can simulate memory/peripherals easier - Create .gitignore for vsim files - Make PC reset a macro, change to 0x1000 to conform to the bootloader I don't know a good way to put the linux register trace file we're generating on git, since its both nontrivial to make and way to big to keep in a git repo for now it lives in /mnt/scratch/riscv_testbench/
2021-01-21 22:55:05 +00:00
add .nfs* files to gitignore
2021-02-28 20:48:01 +00:00
.nfs*
Add vscode and pycache folders to .gitignore
2021-03-25 06:37:50 +00:00
__pycache__/
.vscode/
gitignore the addins folder because it contains external repos
2021-10-19 20:32:26 +00:00
#External repos
addins
More testbench setup work - Copy bare-bones testbench from E85 - have testbench instantiate a wallypipelinedhart so we can simulate memory/peripherals easier - Create .gitignore for vsim files - Make PC reset a macro, change to 0x1000 to conform to the bootloader I don't know a good way to put the linux register trace file we're generating on git, since its both nontrivial to make and way to big to keep in a git repo for now it lives in /mnt/scratch/riscv_testbench/
2021-01-21 22:55:05 +00:00
#vsim work files to ignore
transcript
vsim.wlf
load instructions from file line by line
2021-01-22 19:11:17 +00:00
wally-pipelined/wlft*
Busybear test now processes first 100 instrs correctly! - changed test parser to recognize lw in addition to lw also, added temporary questa files (wlft*) to .gitignore
2021-01-28 06:16:39 +00:00
wlft*
Added debug option to disable the function radix if not needed. Function radix slows the simulation by 70 to 76 s (8.5%) for the rv64i tests.
2021-03-10 21:17:02 +00:00
/imperas-riscv-tests/FunctionRadix_32.addr
/imperas-riscv-tests/FunctionRadix_64.addr
gitignore FunctionRadix.addr
2021-03-25 04:13:46 +00:00
/imperas-riscv-tests/FunctionRadix.addr
Added debug option to disable the function radix if not needed. Function radix slows the simulation by 70 to 76 s (8.5%) for the rv64i tests.
2021-03-10 21:17:02 +00:00
/imperas-riscv-tests/ProgramMap.txt
script for running make and logging output
2021-05-18 02:12:18 +00:00
/imperas-riscv-tests/logs
Merge of main with the new icache and the branch predictor. I believe there is a bug in the icache with unaligned memory access. The second part of the access is incorrectly relying on the PCF being the address of the next two bytes of the instruction. However this is not always the case as the branch predictor can get the wrong target address. The icache needs to generate the +2 address internally.
2021-03-31 04:18:20 +00:00
*.o
*.d
testsBP/*/*/*.elf*
testsBP/*/OBJ/*
testsBP/*/*.a
linux testgen refactor
2021-11-01 21:09:49 +00:00
tests/linux-testgen/linux-testvectors/*
!tests/linux-testgen/linux-testvectors/tvCopier.py
!tests/linux-testgen/linux-testvectors/tvLinker.sh
!tests/linux-testgen/linux-testvectors/tvUnlinker.sh
tests/linux-testgen/buildroot
tests/linux-testgen/buildroot-image-output
tests/linux-testgen/buildroot-config-src/main.config.old
tests/linux-testgen/buildroot-config-src/linux.config.old
tests/linux-testgen/buildroot-config-src/busybox.config.old
added slack notifier for long sims
2021-06-22 12:31:41 +00:00
wally-pipelined/regression/slack-notifier/slack-webhook-url.txt
gitignore new logs folder
2021-10-12 17:42:13 +00:00
wally-pipelined/regression/logs
Created Makefile to manage IP generation.
2021-11-30 00:32:51 +00:00
fpga/generator/IP
Reference in New Issue Copy Permalink