forked from Github_Repos/cvw
68f3e31547
Add support for async DV
43 lines
957 B
Plaintext
43 lines
957 B
Plaintext
#--showoverrides
|
|
#--help --helpall
|
|
|
|
--override cpu/show_c_prefix=T
|
|
--override cpu/unaligned=F
|
|
--override cpu/ignore_non_leaf_DAU=1
|
|
--override cpu/wfi_is_nop=T
|
|
|
|
# this should be 16 not 0
|
|
--override cpu/PMP_registers=0
|
|
|
|
# Enable the Imperas instruction coverage
|
|
#-extlib refRoot/cpu/cv=imperas.com/intercept/riscvInstructionCoverage/1.0
|
|
#-override refRoot/cpu/cv/cover=basic
|
|
#-override refRoot/cpu/cv/extensions=RV32I
|
|
|
|
# Add Imperas simulator application instruction tracing
|
|
--trace
|
|
--tracechange
|
|
--traceshowicount
|
|
--tracemode
|
|
--tracemem ASX
|
|
--monitornetschange
|
|
|
|
# Exceptions and pagetables debug
|
|
--override cpu/debugflags=6
|
|
|
|
# Turn on verbose output for Imperas simulator
|
|
--verbose
|
|
|
|
# Turn on verbose output for RISCV model
|
|
--override cpu/verbose=1
|
|
|
|
# Store simulator output to logfile
|
|
--output imperas.log
|
|
|
|
|
|
# ignore settings of bits DAU for non leaf page table walks
|
|
--override cpu/ignore_non_leaf_DAU=1
|
|
|
|
# mimpid = 0x100
|
|
--override cpu/mimpid=0x100
|