David Harris 2ae51d1852 Parameterized number of bits per cycle for integer division		2021-10-03 01:10:15 -04:00
..
BTBPredictor.txt	Merge of main with the new icache and the branch predictor. I believe there is a bug in the icache with unaligned memory access. The second part of the access is incorrectly relying on the PCF being the address of the next two bytes of the instruction. However this is not always the case as the branch predictor can get the wrong target address. The icache needs to generate the +2 address internally.	2021-03-30 23:18:20 -05:00
twoBitPredictor.txt	Merge of main with the new icache and the branch predictor. I believe there is a bug in the icache with unaligned memory access. The second part of the access is incorrectly relying on the PCF being the address of the next two bytes of the instruction. However this is not always the case as the branch predictor can get the wrong target address. The icache needs to generate the +2 address internally.	2021-03-30 23:18:20 -05:00
wally-config.vh	Parameterized number of bits per cycle for integer division	2021-10-03 01:10:15 -04:00