Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Configurable RISC-V Processor
133 Commits 14 Branches 1 Tag 31 MiB
Assembly 55.4%
C 27.2%
SystemVerilog 8.2%
Python 2.7%
Stata 2.3%
Other 4.2%
81a1eb9a74
Go to file
Elizabeth Hedenberg 81a1eb9a74 merge conflict?
2021-02-07 02:34:49 -05:00
riscv-o3@afb27bd558
sky130
wally-pipelined merge conflict? 2021-02-07 02:34:49 -05:00
.gitignore Add the regression logs and new regression byproducts to the gitignore 2021-02-02 10:43:41 -05:00
.gitmodules
LICENSE
README.md

README.md

riscv-wally

Configurable RISC-V Processor