Xavi/cvw

Configurable RISC-V Processor

Go to file

davidharrishmc 7a36c48ac9 Update README.md		2021-10-18 09:52:40 -07:00
riscv-coremark	Made a backup folder accessible to everyone for 3 portme directories that would not be preserved in the case of a clean coremark installation.	2021-08-12 05:23:04 -04:00
testsBP	FPGA test bench and test program.	2021-09-12 20:41:54 -05:00
wally-pipelined	Sanitization some more on mult_cs.sv	2021-10-18 05:24:16 -05:00
.gitattributes	moved shared constants to a shared directory	2021-06-03 22:41:30 -04:00
.gitignore	gitignore new logs folder	2021-10-12 10:42:13 -07:00
.gitmodules	Added git things to make it all a little nicer and synthesis work.	2021-09-15 12:15:53 -05:00
LICENSE	Initial Checkin	2021-01-14 23:37:51 -05:00
README.md	Update README.md	2021-10-18 09:52:40 -07:00

README.md

riscv-wally

Configurable RISC-V Processor

Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.

To use Wally on Linux:

git clone https://github.com/davidharrishmc/riscv-wally

cd riscv-wally

cd imperas-riscv-tests make cd ../addins git clone https://github.com/riscv-non-isa/riscv-arch-test

Notes: Eventually download imperas-riscv-tests separately Move our custom tests to another directory Handle exe2memfile separately.