Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
5ad3ee6b54
cvw/examples/verilog/fma/synth
Katherine Parry 31fd8772cf postprocessing unit created and passing all tests
2022-06-13 22:47:51 +00:00

2 lines
44 B
Plaintext
Executable File
Raw Blame History

make -C ../../../synthDC synth DESIGN=fma16
Reference in New Issue View Git Blame Copy Permalink