Xavi/cvw
1
0
Fork 0
forked from Github_Repos/cvw
Code Issues Pull Requests Packages Projects Releases Wiki Activity
4daeb6657f
cvw/wally-pipelined/regression/sim-wally
David Harris ecce1e62ee changed ideal memory to MEM_DTIM and MEM_ITIM
2021-12-14 13:05:32 -08:00

3 lines
49 B
Plaintext
Executable File
Raw Blame History

vsim -do "do wally-pipelined.do rv64gc arch64i"
Reference in New Issue View Git Blame Copy Permalink