forked from Github_Repos/cvw
Configurable RISC-V Processor
addins | ||
benchmarks | ||
bin | ||
examples | ||
fpga | ||
linux | ||
pipelined | ||
tests | ||
.gitattributes | ||
.gitignore | ||
.gitmodules | ||
LICENSE | ||
Makefile | ||
README.md | ||
setup.sh |
riscv-wally
Configurable RISC-V Processor
Wally is a 5-stage pipelined processor configurable to support all the standard RISC-V options, incluidng RV32/64, A, C, F, D, and M extensions, FENCE.I, and the various privileged modes and CSRs. It is written in SystemVerilog. It passes the RISC-V Arch Tests and Imperas tests. As of October 2021, it boots the first 10 million instructions of Buildroot Linux.
See Chapter 2 of draft book of how to install and compile tests.