Ross Thompson
|
84ad1353e4
|
Fixed a bunch of bugs with the RAS.
|
2021-03-23 21:49:16 -05:00 |
|
Ross Thompson
|
4fb7a1e0a6
|
Fixed the valid bit issue. Now the branch predictor is actually predicting instructions.
|
2021-03-23 20:20:23 -05:00 |
|
Ross Thompson
|
49348d734b
|
fixed issue with BTB's valid bit not updating. There is still a problem is valid not ocurring in the correct clock cycle.
|
2021-03-23 20:06:45 -05:00 |
|
Ross Thompson
|
95dbc5f1fa
|
fixed a whole bunch of bugs with the branch predictor. Still an issue with how PCNextF is not updated because the CPU is stalled.
|
2021-03-23 16:53:48 -05:00 |
|
Ross Thompson
|
301166d062
|
Oups. I forgot to update other do files with the commands to preload the branch predictor memories.
|
2021-03-05 15:23:53 -06:00 |
|
Ross Thompson
|
4d14c714a7
|
Fixed forwarding around the 2 bit predictor.
|
2021-03-04 13:01:41 -06:00 |
|
Ross Thompson
|
52d95d415f
|
Converted to using the BTB to predict the instruction class.
|
2021-03-04 09:23:35 -06:00 |
|
Ross Thompson
|
c6ebe7733b
|
Hacked the sram memory models to reset their internal registers. This allows the simulation to run but is only temporary.
About 149307ns of simulation run.
|
2021-02-18 21:32:15 -06:00 |
|
Ross Thompson
|
5df7e959f3
|
Integrated the branch predictor into the hardward. Not yet working.
|
2021-02-17 22:19:17 -06:00 |
|
Ross Thompson
|
78db3654c6
|
We now have a solid rough draft of the 2 bit sat counter branch predictor with BTB and RAS.
This is not yet tested but the system verilog does compile.
|
2021-02-15 14:51:39 -06:00 |
|