forked from Github_Repos/cvw
Fixed floating signals in clint and ieu
This commit is contained in:
parent
ad5d4793b6
commit
fe0876027f
@ -67,6 +67,7 @@ module clint (
|
|||||||
if (reset) begin
|
if (reset) begin
|
||||||
MSIP <= 0;
|
MSIP <= 0;
|
||||||
MTIME <= 0;
|
MTIME <= 0;
|
||||||
|
MTIMECMP <= 0;
|
||||||
// MTIMECMP is not reset
|
// MTIMECMP is not reset
|
||||||
end else if (memwrite) begin
|
end else if (memwrite) begin
|
||||||
if (entry == 16'h0000) MSIP <= MaskedWriteDataM[0];
|
if (entry == 16'h0000) MSIP <= MaskedWriteDataM[0];
|
||||||
@ -90,6 +91,7 @@ module clint (
|
|||||||
if (reset) begin
|
if (reset) begin
|
||||||
MSIP <= 0;
|
MSIP <= 0;
|
||||||
MTIME <= 0;
|
MTIME <= 0;
|
||||||
|
MTIMECMP <= 0;
|
||||||
// MTIMECMP is not reset
|
// MTIMECMP is not reset
|
||||||
end else if (memwrite) begin
|
end else if (memwrite) begin
|
||||||
if (entry == 16'h0000) MSIP <= MaskedWriteDataM[0];
|
if (entry == 16'h0000) MSIP <= MaskedWriteDataM[0];
|
||||||
|
@ -56,7 +56,6 @@ module ieu (
|
|||||||
logic [2:0] FlagsE;
|
logic [2:0] FlagsE;
|
||||||
logic [4:0] ALUControlE;
|
logic [4:0] ALUControlE;
|
||||||
logic ALUSrcAE, ALUSrcBE;
|
logic ALUSrcAE, ALUSrcBE;
|
||||||
logic IllegalInstrFaultM;
|
|
||||||
logic [2:0] Funct3M;
|
logic [2:0] Funct3M;
|
||||||
logic [1:0] ResultSrcW;
|
logic [1:0] ResultSrcW;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user